DISTINCTIVE CHARACTERISTICS

- Five independent 16-bit counters
- High speed counting rates
- Up/Down and binary/BCD counting
- Internal oscillator frequency source
- Tapped frequency scaler
- Programmable frequency output
- 8-bit or 16-bit bus interface
- Time-of-day option
- Alarm comparators on counters 1 and 2
- Complex duty cycle outputs
- One-shot or continuous outputs
- Programmable count/gate source selection
- Programmable input and output polarities
- Programmable gating functions
- Retriggering capability
- ±5 volt power supply
- Standard 42-pin package
- 100% MIL-STD-883 reliability assurance testing

GENERAL DESCRIPTION

The Am9513 System Timing Controller is an LSI circuit designed to service many types of counting, sequencing and timing applications. It provides the capability for programmable frequency synthesis, high resolution programmable duty cycle waveform, reprogrammable digital timing functions, time-of-day clocking, coincidence alarm, complex pulse generation, high resolution baud rate generation, frequency shift keying, stop-watching timing, event count accumulation, waveform analysis and many more. A variety of programmable operating modes and control features allow the Am9513 to be personalized for particular applications as well as dynamically reconfigured under program control.

The STC includes five general-purpose 16-bit counters. A variety of internal frequency sources and external pins may be selected as inputs for individual counters with software selectable active-high or active-low input polarity. Both hardware and software gating of each counter is available. Three-state outputs for each counter provide either pulses or levels. The counters can be programmed to count up or down in either binary or BCD. The accumulated count may be read without disturbing the counting process. Any of the counters may be internally concatenated to form an effective counter length of up to 80 bits.

TABLE OF CONTENTS

General Description ........................................................................................................... 1
Pinout .................................................................................................................................. 1
Block Diagram .................................................................................................................... 2
Interface Signal Description ............................................................................................. 2
Functional Description ....................................................................................................... 4
Control Port Registers ....................................................................................................... 5
Data Port Registers ........................................................................................................... 7
Register Access .................................................................................................................. 8
Muxer Mode Control Options ........................................................................................... 9
Operating Mode Description ............................................................................................. 11
Counter Mode Control Options ....................................................................................... 15
Command Decodors .......................................................................................................... 17
Maximum Ratings ........................................................................................................... 21
Electrical Characteristics ............................................................................................... 21
Switching Characteristics ............................................................................................... 23
Applications Information ............................................................................................... 25
Physical Dimensions ....................................................................................................... 26

ORDERING INFORMATION

<table>
<thead>
<tr>
<th>Package Type</th>
<th>Temperature Range</th>
<th>Counting Frequency 7MHz</th>
</tr>
</thead>
<tbody>
<tr>
<td>Molded</td>
<td>0°C ≤ Ta ≤ +70°C</td>
<td>AM9513PC</td>
</tr>
<tr>
<td>Hermetic*</td>
<td>-55°C ≤ Ta ≤ -125°C</td>
<td>AM9513DC</td>
</tr>
<tr>
<td>Hermetic</td>
<td></td>
<td>AM9513CC</td>
</tr>
</tbody>
</table>

*Hermetic = Ceramic = DC = CC = D-40-1.

Copyright © 1980 by Advanced Micro Devices, Inc.
Advanced Micro Devices reserves the right to modify information contained in this document without notice.
GENERAL BLOCK DIAGRAM

Figure 2.

Figure 3. Counter Logic Groups 1 and 2.

Figure 4. Counter Logic Groups 3, 4 and 5.

INTERFACE SIGNAL DESCRIPTION

Figure 5 summarizes the interface signals and their abbreviations for the STC. Figure 1 shows the signal pin assignments for the standard 40-pin dual in-line package.

VCC = 5-volt power supply

VSS: Ground

X1, X2 (Crystal)

X1 and X2 are the connection for an external crystal used to determine the frequency of the internal oscillator. The crystal should be a parallel-resonant, fundamental-mode type. An RC or LC or other reactive network may be used instead of a crystal. For driving from an external frequency source, X1 should be left open and X2 should be connected to a TTL source and a pull-up resistor.

FOUT (Frequency Out, Output)

The FOUT output is derived from a 4-bit counter that may be programmed to divide its input by any integer value from 1 through 16 inclusive. The input to the counter is selected from any of 15 sources, including the internal scaled oscillator frequencies. FOUT may be gated on and off under software control and when off will exhibit a low impedance to ground. Control over the various FOUT options resides in the Master Mode register. After power-up, FOUT provides a frequency that is 1/16 that of the oscillator.

GATE1-GATES (Gate, Inputs)

The Gate inputs may be used to control the operations of individual counters by determining when counting may proceed. The same Gate input may control up to three counters. Gate pins may also be selected as count sources for any of the counters and for the FOUT divider. The active polarity for a selected Gate input is programmed at each counter. Gating function options allow level-sensitive gating or edge-initiated gating. Other gating
modes are available including one that allows the Gate input to select between two counter output frequencies. All gating functions may also be disabled. The active Gate input is conditioned by an auxiliary input when the unit is operating with an external 8-bit data bus. See Data Bus description. Schmitt-trigger circuitry on the GATE inputs allows slow transition times to be used.

**SRC1-SRC5 (Source, Inputs)**

The Source inputs provide external signals that may be conditioned by any of the counters. Any Source line may be routed to any or all of the counters and the FOUT divider. The active polarity for a selected Source input is programmed at each counter. Any duty cycle waveform will be accepted as long as the minimum pulse width is at least half the period of the maximum specified counting frequency for the particular Schmitt-trigger circuitry on the Source inputs allows slow transition times to be used.

**OUT-OUT5 (Counter, Outputs)**

Each 3-state OUT signal is directly associated with a corresponding individual counter. Depending on the counter configuration, the OUT signal may be a pulse, a square wave, or a complex duty cycle waveform. OUT pulse polarities are individually programmable. The output circuitry reflects the counter state that would have been at all times zero in the absence of a reinitialization. That information is used to generate the selected waveform type. An optional output mode for Counters 1 and 2 overrides the normal output mode and provides a true OUT signal when the counter contents match the contents of an Alarm register.

**DB8-DB7, DB8-DB15 (Data Bus, Input/Output)**

The 16 bidirectional Data Bus lines are used for information exchanges with the host processor. HIGH on a Data Bus line corresponds to one and LOW corresponds to zero. These lines may be used as inputs when WR and CS are active and as outputs when RD and CS are active. When CS is inactive, these pins are placed in a high-impedance state. After power-up or reset, the data bus will be configured for 8-bit width and will use only DB0 through DB7. DB0 is the least significant and DB7 is the most significant bit position. The data bus may be reconfigured for 16-bit width by changing a control bit in the Master Mode register. This is accomplished by writing an 8-bit command into the low-order DB lines while holding the DB13-DB15 lines at a logic high level. Thereafter all 16 lines can be used, with DB0 as the least significant and DB15 as the most significant bit position.

When operating in the 8-bit data bus environment, DB8-DB15 will never be driven active by the Ami513. DB8 through DB12 may optionally be used as additional Gate inputs (see Figure 6). If a selected Source input is programmed, a GATE input signal will disable the action of the corresponding counter Gate input. DB13-DB15 should be held high in 8-bit bus mode whenever CS and WR are simultaneously active.

**CS (Chip Select, Input)**

The active-low Chip Select input enables Read and Write operations on the data bus. When Chip Select is high, the Read and Write inputs are ignored. The first Chip Select signal after power-up is used to clear the power-on reset circuitry.

**RD (Read, Input)**

The active-low Read signal is conditioned by Chip Select and indicates that external information is to be transferred to the data bus. The source will be determined by the port being addressed, and, for Data Port reads, by the contents of the Data Pointer register. WR and RD should be mutually exclusive.

**WR (Write, Input)**

The active-low Write signal is conditioned by Chip Select and indicates that data bus information is to be transferred to an internal location. The destination will be determined by the port being addressed, and, for Data Port writes, by the contents of the Data Pointer register. WR and RD should be mutually exclusive.

**C/0 (Control/Data, Input)**

The Control/Data signal sources and destination locations for read and write operations on the data bus. Control Write operations load the Command register and the Data Pointer, Control Read operations output the Status register. Data Read and Data Write transfers communicate with all attached internal registers. Indirect addressing at the data port is controlled internally by the Data Pointer register.

<table>
<thead>
<tr>
<th>Signal</th>
<th>Abbreviation</th>
<th>Type</th>
<th>Pins</th>
</tr>
</thead>
<tbody>
<tr>
<td>-5 Volts</td>
<td>VCC</td>
<td>Power</td>
<td>1</td>
</tr>
<tr>
<td>Ground</td>
<td>VSS</td>
<td>Power</td>
<td>1</td>
</tr>
<tr>
<td>Crystal</td>
<td>XI, X2</td>
<td>I/O, I</td>
<td>2</td>
</tr>
<tr>
<td>Read</td>
<td>RD</td>
<td>Input</td>
<td>1</td>
</tr>
<tr>
<td>Write</td>
<td>WR</td>
<td>Input</td>
<td>1</td>
</tr>
<tr>
<td>Chip Select</td>
<td>CE</td>
<td>Input</td>
<td>1</td>
</tr>
<tr>
<td>Control/Data</td>
<td>CS</td>
<td>Input</td>
<td>1</td>
</tr>
<tr>
<td>Source N</td>
<td>SRC</td>
<td>Input</td>
<td>5</td>
</tr>
<tr>
<td>Gate N</td>
<td>GATE</td>
<td>Input</td>
<td>5</td>
</tr>
<tr>
<td>Data Bus</td>
<td>DS</td>
<td>I/O</td>
<td>16</td>
</tr>
<tr>
<td>Frequency Out</td>
<td>FOUT</td>
<td>Output</td>
<td>1</td>
</tr>
<tr>
<td>Out N</td>
<td>OUT</td>
<td>Output</td>
<td>5</td>
</tr>
</tbody>
</table>

Figure 5. Interface Signal Summary.

<table>
<thead>
<tr>
<th>Package</th>
<th>Data Bus Width (MM14)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Pin</td>
<td>16 Bits</td>
</tr>
<tr>
<td>12</td>
<td>DB0</td>
</tr>
<tr>
<td>13</td>
<td>DB1</td>
</tr>
<tr>
<td>14</td>
<td>DB2</td>
</tr>
<tr>
<td>15</td>
<td>DB3</td>
</tr>
<tr>
<td>16</td>
<td>DB4</td>
</tr>
<tr>
<td>17</td>
<td>DB5</td>
</tr>
<tr>
<td>18</td>
<td>DB6</td>
</tr>
<tr>
<td>19</td>
<td>DB7</td>
</tr>
<tr>
<td>20</td>
<td>DB8</td>
</tr>
<tr>
<td>22</td>
<td>DB9</td>
</tr>
<tr>
<td>23</td>
<td>DB10</td>
</tr>
<tr>
<td>24</td>
<td>DB11</td>
</tr>
<tr>
<td>25</td>
<td>DB12</td>
</tr>
<tr>
<td>26</td>
<td>DB13</td>
</tr>
<tr>
<td>27</td>
<td>DB14</td>
</tr>
<tr>
<td>28</td>
<td>DB15</td>
</tr>
</tbody>
</table>

Figure 6. Data Bus Assignments.
FUNCTIONAL DESCRIPTION

The AM8015 block diagrams (Figures 2, 3 and 4) indicate the interface signals and the basic flow of information. Internal control lines and the internal data bus have been omitted. The control and data registers are all connected to a common internal 16-bit bus. The external bus may be 8 or 16 bits wide, in the 8-bit mode the internal 16-bit information is multiplexed to the lower order data bus pins DB0 through DB7.

An internal oscillator provides a convenient source of frequencies for use as counter inputs. The oscillator's frequency is controlled at the X1 and X2 interface pins by an external reactive network such as a crystal. The oscillator output is divided by the Frequency Scaler to provide several sub-frequencies. One of the scaled frequencies (or one of ten input signals) may be selected as an input to the FOUT divider and then comes out of the chip at the FOUT interface pin.

The STC is addressed by the external system as two locations; a control port and a data port. The control port provides direct access to the Status and Command registers, as well as allowing the user to update the Data Pointer register. The data port is used to communicate with all other addressable internal locations. The Data Pointer register controls the data port addressing.

Among the registers accessible through the data port are the Master Mode register and five Counter Mode registers, one for each counter. The Master Mode register controls the programmable options that are not controlled by the Counter Mode registers.

Each of the five general-purpose counters is 16 bits long and is independently controlled by its Counter Mode register. Through this register, a user can software select one of 16 sources as the counter input, a variety of gating and repetition modes, up or down counting, in binary or BCD and active-high or active-low input and output priorities.

Associated with each counter is a Load register and a Hold register, both accessible through the data port. The Load register is used to automatically reload the counter to any predefined value, thus controlling the effective count period. The Hold register is used to save count values without disturbing the count process, permitting the host processor to read intermediate counts. In addition, the Hold register may be used as a second Load register to generate a number of complex output waveforms.

All five counters have the same basic control logic and control registers. Counters 1 and 2 have additional Alarm registers and comparators associated with them, plus the extra logic necessary for operating in a 24-hour time-of-day mode. For real-time operation, the time-of-day logic will accept 50Hz, 60Hz or 100Hz input frequencies.

Each general counter has a single dedicated output pin. It may be turned off when the output is not of interest or may be configured in a variety of ways to drive interrupt controllers, Darlington buffers, bus drivers, etc. The counter inputs, on the other hand, are specifically not dedicated to any given interface line. Considerable versatility is available for configuring both the input and the gating of individual counters. This not only permits dynamic re-assignment of inputs under software control, but also allows multiple counters to use a single input pin, and allows a single gate pin to control more than one counter. Indeed, a single pin can be the gate for one counter and, at the same time, the count source for another.

A powerful command structure simplifies user interaction with the counters. A counter must be armed by one of the ARM commands before counting can commence. Once armed, the counting process may be further enabled or disabled using the hardware gating facilities. The ARM and DISARM commands permit software gating of the count process in some modes. The LOAD command causes the counter to be reloaded with the value in either the associated Load register or the associated Hold register. It will often be used as a software retrigger or as counter initialization prior to active hardware gating.

The DISARM command disables further counting independent of any hardware gating. A disarmed counter may be reloaded using the LOAD command, may be incremented or decremented using the STEP command and may be read using the SAVE command. A count process may be resumed using an ARM command.

The SAVE command transfers the contents of a counter to its associated Hold register. This command will overwrite any previous Hold register contents. The SAVE command is designed to allow an accumulated count to be preserved so that it can be read by the host CPU at some later time.

Two combinations of the basic commands exist to either LOAD AND ARM or to DISARM AND SAVE any combination of counters. Additional commands are provided to: step an individual counter by one count; set and clear an output toggle; issue a software reset; clear and set special bits in the Master Mode register; and load the Data Pointer register.
CONTROL PORT REGISTERS

The BTC is addressed by the external system as only two locations: a Control port and a Data port. Transfers at the Control port (C:0) = High allow direct access to the command register when writing and the status register when reading. All other available internal locations are accessed for both reading and writing via the Data port (C:0) = Low. Data port transfers are executed to and from the location currently addressed by the Data Pointer register. Options available in the Master Mode register and the Data Pointer control structure allow several types of transfer sequencing to be used. See Figure 7.

Transfers to and from the control port are always 8 bits wide. Each access to the Control port will transfer data between the Command register (writes) or Status register (reads) and Data Bus pins DB0-DB7, regardless of whether the Am9513 is in 8- or 16-bit bus mode. When the Am9513 is in 8-bit bus mode, the Data Bus pins DB13-DB15 should be held at a logic high whenever CS and WR are both active.

Command Register

The Command register provides direct control over each of the five general counters and controls access through the Data port by allowing the user to update the Data Pointer register. The “Command Description” section of this data sheet explains the detailed operation of each command. A summary of all commands appears in Figure 21. Six of the command types are used for direct software control of the counting process. Each of these six commands contains a 5-bit S field. In a linear-select fashion, each bit in the S field corresponds to one of the five general counters (S1 = Counter 1, S2 = Counter 2, etc.). When an S bit is a one, the specified operation is performed on the counter so designated; when an S bit is a zero, no operation occurs for the corresponding counter.

Data Pointer Register

The 6-bit Data Pointer register is loaded by issuing the appropriate command through the control port to the Command register. As shown in Figure 7, the contents of the Data Pointer register are used to control the Data Port multiplexer, selecting which internal register is to be accessible through the Data Port.

The Data Pointer consists of a 3-bit Group Pointer, a 2-bit Element Pointer and a 1-bit Byte Pointer, depicted in Figure 8. The Byte Pointer bit indicates which byte of a 16-bit register is to be transferred on the next access through the data port. Whenever the Data Pointer is loaded, the Byte Pointer bit is set to one, indicating a least-significant byte is expected. The Byte Pointer toggles following each 8-bit data transfer with an 8-bit data bus (M13 = 0), or if it always remains set with the 16-bit data bus option (M13 = 1). The Element and Group pointers are used to select which internal registers to be accessible through the Data Port. Although the contents of the Element and Group Pointer in the Data Pointer register cannot be read by the host processor, the Byte Pointer is available as a bit in the Status register.

Random access to any available internal data location can be accomplished by simply loading the Data Pointer using the command shown in Figure 9 and then initiating a data read or data write. This procedure can be used at any time, regardless of the setting of the Data Pointer Control bit (MM14). When the 8-bit data bus configuration is being used (MM13 = 0), two bytes of data would normally be transferred following the issuing of the "Load Data Pointer" command.

To permit the host processor to rapidly access the various internal registers, automatic sequencing of the Data Pointer is provided. Sequencing is started by clearing Master Mode bit bit 14 (MM14) to zero. As shown in Figure 10, several types of sequencing are available depending on the data bus width being used and the initial Data Pointer value entered by command. When E1 = 0 or E2 = 0 and G4, G2, G1 point to a Counter Group, the Data Pointer will proceed through the Element cycle. The Element field will automatically sequence through the three values 00, 01 and 10 starting with the value entered. When the transition from 10 to 00 occurs, the Group field will also be incremented by one. Note that the Element field in this case does not sequence to a value of 11. The Group field circulates only within the five Counter Group codes.

If E2, E1 = 11 and a Counter Group is selected, then only the Group field is sequenced. This is the Hold cycle. It allows the Hold registers to be sequentially accessed while bypassing the Mode and Load registers. The third type of sequencing is the Control...
cycle. If G4, G2, G1 = 111 and E2, E1 # 11, the Element Pointer will be incremented through the values 00, 01 and 10, with no change to the Group Pointer.

When G4, G2, G1 = 111 and E2, E1 = 11, no incrementing takes place and only the Status register will be available through the data port. Note that the Status register can also always be read directly through the Control port.

For all of these auto-sequence modes, if an 8-bit data bus is used, the Byte pointer will toggle after every data transfer to allow the least and most significant bytes to be transferred before the Element or Group Fields are incremented.

**Prefetch Circuit**

In order to minimize the read access time to internal Am9513 registers, a prefetch circuit is used for all read operations through the Data Port. Following each read or write operation through the Data Port, the Data Pointer register is updated to point to the next register to be accessed. Immediately following this update, the new register data is transferred to a special prefetch latch at the interface to the CPU. When the user performs a subsequent read of the Data Port, the data bus drivers are enabled, outputting the prefetched data on the bus. Since the internal data register is accessed prior to the start of the read operation, its access time is transparent to the user. In order to keep the prefetched data consistent with the data pointer, prefetches are also performed after each write to the Data Port and after execution of the “Load Data Pointer” command. The following rules should be kept in mind regarding Data Port Transfers.

1. The Data Pointer register should always be read before reading from the Data Port if a command other than “Load Data Pointer” was issued to the Am9513 following the last Data Port read or write. The Data Pointer does not have to be loaded again if the first Data Port transaction after a command entry is a write, since the Data Port write will automatically cause a new prefetch to occur.

2. Operating modes N, O, Q and R allow the user to save the counter contents in the Hold register by applying an active-going edge on the Data Pointer register. If the Data Pointer register had been pointing to the Hold register in question, the prefetched value will not correspond to the new value saved in the Hold register. To avoid reading an incorrect value, a new “Load Data Pointer” command should be issued before attempting to read the saved data. A Data Port write (to another register) will also initiate a prefetch; subsequent reads will access the recently saved Hold register data. Many systems will use the “saving” edge to interrupt the host CPU. In systems such as this, the interrupt service routine should issue a “Load Data Pointer” command prior to reading the saved data.

**Status Register**
The 8-bit read-only Status register indicates the state of the Byte Pointer bit in the Data Pointer register and the state of the OUT signal for each of the general counters. See Figures 11 and 19.

The OUT signals reported are those internal to the chip after the polarity-select logic and just before the 3-state interface buffer circuitry.

The Status register OUT bit reflects an active-high or active-low TC output, or a TC toggled output, as programmed in the Output Control Field of the Counter Mode register. That is, it reflects the

**Element Cycle**

<table>
<thead>
<tr>
<th>Element Cycle</th>
<th>Hold Cycle</th>
</tr>
</thead>
<tbody>
<tr>
<td>Mode Register</td>
<td>Load Register</td>
</tr>
<tr>
<td>Counter 1</td>
<td>FF01</td>
</tr>
<tr>
<td>Counter 2</td>
<td>FF02</td>
</tr>
<tr>
<td>Counter 3</td>
<td>FF03</td>
</tr>
<tr>
<td>Counter 4</td>
<td>FF04</td>
</tr>
<tr>
<td>Counter 5</td>
<td>FF05</td>
</tr>
</tbody>
</table>

**Notes**
1. All codes are in hex.
2. When used with an 8-bit bus, only the two low-order hex digits should be written to the command port; the FF prefix should be used only for a 16-bit data bus interface.

**Figure 9. Load Data Pointer Commands.**
exact state of the OUT pin. When the Low Impedance to Ground Output option (CM2-CM0 = 000) is selected, the Status register will reflect an active-high TC Output. When a High Impedance Output option (CM2-CM0 = 100) is selected, the Status register will reflect an active-low TC output.

For Counters 1 and 2, the OUT pin will reflect the comparator output if the comparators are enabled. The Status register bit and OUT pin are active high if CM2 = 0 and active-low if CM2 = 1. When the High Impedance option is selected and the comparator is enabled, the status register bit will reflect an active-high comparator output. When the Low Impedance to Ground option is selected and the comparator is enabled, the status register bit will reflect an active-low comparator output.

The Status register is normally accessed by reading the control port (see Figure 7) but may also be read via the data port as part of the Control Group.

DATA PORT REGISTERS

Counter Logic Groups

As shown in Figures 3 and 4, each of the five Counter Logic Groups consists of a 16-bit general counter with associated control and output logic, a 16-bit Load register, a 16-bit Hold register and a 16-bit Mode register. In addition, Counter Groups 1 and 2 also include 16-bit Comparators and 16-bit Alarm registers. The comparator/Alarm functions are controlled by the Master Mode register. The operation of the Counter Mode registers is the same for all five counters. The host CPU has both read and write access to all registers in the Counter Logic Groups through the data port. The counter itself is never directly accessed.

The 16-bit read/write Load register is used to control the effective period of the general counter. Any 16-bit value may be written into the Load register. That value can then be transferred into the counter each time that Terminal Count (TC) occurs. "Terminal Count" is defined as that period of time when the counter contents would have been zero if an abnormal value had not been transferred into the counter. Thus the terminal count frequency can be the input frequency divided by the value in the Load register. In all operating modes the contents of either Load or Hold registers will be transferred into the counter when TC occurs.

In cases where values are being accumulated in the counter, the Load register action can be transparent by filling the Load register with all zeros.

The 16-bit read/write Hold register is dual-purpose. It can be used in the same way as the Load register, thus offering an alternate source for modulo definition for the counter. The Hold register may also be used to store accumulated counter values for later transfer to the host processor. This allows the count to be sampled while the counting process proceeds. Transfer of the counter contents into the Hold register is accomplished by the hardware interface in some operating modes or by the software SAVE command at any time.

Counter Mode Register

The 16-bit read/write Counter Mode register controls the gating, counting, output and source select functions within each Counter Logic Group. The "Counter Mode Control Options" section of this data sheet describes the detailed control options available. Figure 16 shows the bit assignments for the Counter Mode registers.

Alarm Registers and Comparators

Added functions are available in the Counter Logic Groups for Counters 1 and 2 (see Figure 3). Each contains a 16-bit Alarm register and a 16-bit Comparator. When the value in the output reaches the value in the Alarm register, the Comparator output will go true. The Master Mode register contains control bits to individually enable/disable the comparators. When enabled, the

Figure 10. Data Pointer Sequencing.
comparator output appears on the OUT pin of the associated counter in place of the normal counter output. The output will remain true as long as the comparator is true, that is, until the next input causes the counter to change. The polarity of the Comparator output will be active-high if the Output Control field of the Counter Mode register is 001 or 010 and active-low if the Output Control field is 101.

**REGISTER ACCESS**

**Information Transfer Protocols**

The control signal configurations for all information transfers on the Am9513 data bus are summarized in Figure 12. The interface control logic assumes these conventions:

1. RD and WR are never active at the same time.
2. RD, WR, and CS are ignored unless CS is Low.

**Command Initiation**

The procedure for executing a command is as follows:

1. Establish the appropriate command on the DB0-DB7 lines. Figure 21 lists the command codes. When using the Am9513 in 9-bit mode, data bus lines U36-LSb should be set high during the write operation. In 8-bit data bus mode, DB13-DB15 should be set high during the write operation.
2. Establish a High on the C/D input.
3. Establish a Low on the CS input.
4. Establish a Low on the WR input.
5. Sometimes after the minimum WR low pulse duration has been achieved, drive WR high, taking care the CS, C/D and data setup times are met (see Timing Diagram).
6. After meeting the required CS, C/D and data hold times, these signals can be changed (see Timing Diagram).

**Setting the Data Pointer Register**

The Data Pointer register selects which register is to be accessed through the data port. The Pointer is set as follows:

1. Using Figures 8 and 9, select the appropriate Data Pointer Group and Element codes for the register to be accessed. Note that two codes are provided for the Hold registers, to accommodate both the Hold Cycle and Element Cycle auto-sequencing modes shown in Figure 10. If auto-sequencing is disabled, either Hold code may be used.

<table>
<thead>
<tr>
<th>Signal Configuration</th>
<th>Data Bus Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>CS</td>
<td>C/D</td>
</tr>
<tr>
<td>0 0 0 1</td>
<td>Transfer contents of register addressed by Data Pointer to the data bus.</td>
</tr>
<tr>
<td>0 0 1 0</td>
<td>Transfer commit of data bus to data register addressed by Data Pointer.</td>
</tr>
<tr>
<td>0 1 1 0</td>
<td>Transfer contents of Status register to data bus.</td>
</tr>
<tr>
<td>0 1 1 0</td>
<td>Transfer contents of Status register by Command register.</td>
</tr>
<tr>
<td>X X 1 1</td>
<td>No transfer.</td>
</tr>
<tr>
<td>X X X X</td>
<td>No transfer.</td>
</tr>
<tr>
<td>X X 0 0</td>
<td>Illegal Condition.</td>
</tr>
</tbody>
</table>

Figure 12. Data Bus Transfers.

2. Using the "Writing to the Command Register" procedure given above, write the appropriate "Load Data Pointer" command to the Command register. Note that the command summary in Figure 21 has the Group field and Element field switched from the format given in Figure 8.

The Data Pointer register is now set. Setting the Data Pointer register automatically sets the Byte Pointer to 0, indicating a least significant byte is expected for 8-bit data bus interfacing. If Master Mode register bit MM14 = 0, the Data Pointer will automatically sequence through one of the cycles shown in Figure 10 after reading or writing each register. For convenience, bit MM14 can be set or cleared by software command.

**Reading the Status Register**

The procedure for reading the Status register through the Control port is given in the following. The Status register can also be read from the data port as outlined in the Reading from the Data Port section of this data sheet.

1. Establish a High on the C/D input.
2. Establish a Low on the CS input.
3. After the appropriate CS and C/D setup time (see Timing Diagram) make RD Low.
4. Sometimes after RD goes Low, the Status register contents will appear on the data bus. These lines will contain the information as long as RD is Low. If the state of an OUT pin changes while RD is Low, this will be reflected by a change in the information on the data bus.
5. RD can be driven High to conclude the read operation after meeting the minimum RD pulse duration.
6. CS and C/D can change after meeting the appropriate hold requirements (see Timing Diagram).

A new read or write operation to the Am9513 should not be attempted until the read recovery time is met (see Timing Diagram).

**Writing to the Data Port**

The registers which can be written to through the data port are the Load, Hold and Counter Mode registers for Counters 1 through 5, the Alarm registers for Counters 1 and 2, and the Master Mode register. The procedure for writing to these three registers is as follows:

1. Prior to performing the actual write operation, the Data Pointer should be set to point to the register to be written to, as outlined above in the "Setting the Data Pointer" section of this data sheet. In cases where auto-sequencing of the Data Pointer is used, the Pointer has to be set only once to the first register in the sequence. When auto-sequencing is disabled, repetitive accesses can be made to the same register without reloading the Data Pointer each time.
2. Establish the appropriate data on the DB0-DB7 lines (8-bit bus mode) or DB0-DB15 (16-bit bus mode). When using the 8-bit bus mode, data bus lines DB12-DB15 should be set high during the write operation and DB0-DB7 should be set to the least significant byte for the first write and to the upper byte of the second write.
3. Establish a Low on the C/D input.
4. Establish a Low on the WR input.
5. Drive WR High sometime after the minimum WR low pulse duration has been achieved, taking care the CS, C/D and data setup times and met (see Timing Diagram).
6. After meeting the required CS, C/D and data hold times, these signals can be changed (see Timing Diagram).
7. After meeting the write recovery time (see Timing Diagram) a new read or write operation can be performed. For the 8-bit bus mode, steps 2 through 7 should be repeated this time.
### Reading From the Data Port

The registers which can be read from the Data port are the Load, Hold and Counter Mode registers for Counters 1 through 5, the Alarm registers for Counters 1 and 2, the Master Mode register and the Status register. The Status register can also be read from the Control port. The procedure for reading these registers is as follows:

1. Prior to performing the actual read operation, the Data Pointer should be set to point to the register to be read, as outlined in the "Setting the Data Pointer" section of this data sheet. In cases where auto-sequencing of the Data Pointer is used, the Pointer has to be set only once to the first register in the sequence. When auto-sequencing is disabled, repetitive accesses can be made to the same register without reloading the Data Pointer each time. Special care must be taken to reset the Data Pointer after issuing a command other than "Load Data Pointer" to the Am9513 or when operating a counter in modes N, O, Q or R. See the "Prefetch Circuit" section of this document for elaboration.

2. Establish a Low on the C/D input.

3. Establish a Low on the CS input.

4. Establish a Low on RD after waiting for the appropriate CS and C/D setup time (see Timing Diagram).

5. Sometime after RD goes Low, the register contents will appear on the data bus. In both 8- and 16-bit bus modes the lower register byte will appear on DB0-DB7. In addition, in 16-bit bus mode, the upper register byte will appear on DB8-DB15. For 8-bit bus mode, pins DB8-DB15 are not driven by the Am9513.

### MASTER MODE CONTROL OPTIONS

The 16-bit Master Mode (MM) register is used to control these internal activities that are not controllable by the external Counters Mode registers. This includes frequency control, time-of-day operation, comparator controls, data bus width and data pointer sequencing. Figure 13 shows the bit assignments for the Master Mode register. This section describes the use of each control field.

Master Mode control bits MM12, MM13 and MM14 can be individually set and reset using commands issued to the Command register. In addition, they can all be changed by writing directly to the Master Mode register.

#### FOUT Divider

<table>
<thead>
<tr>
<th>FOUT</th>
<th>Source</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>F1</td>
</tr>
<tr>
<td>0001</td>
<td>SRC 1</td>
</tr>
<tr>
<td>0010</td>
<td>SRC 2</td>
</tr>
<tr>
<td>0011</td>
<td>SRC 3</td>
</tr>
<tr>
<td>0100</td>
<td>SRC 4</td>
</tr>
<tr>
<td>0101</td>
<td>SRC 5</td>
</tr>
<tr>
<td>0110</td>
<td>GATE 1</td>
</tr>
<tr>
<td>0111</td>
<td>GATE 2</td>
</tr>
<tr>
<td>1000</td>
<td>GATE 3</td>
</tr>
<tr>
<td>1001</td>
<td>GATE 4</td>
</tr>
<tr>
<td>1010</td>
<td>GATE 5</td>
</tr>
<tr>
<td>1011</td>
<td>F1</td>
</tr>
<tr>
<td>1100</td>
<td>F2</td>
</tr>
<tr>
<td>1101</td>
<td>F3</td>
</tr>
<tr>
<td>1110</td>
<td>F4</td>
</tr>
<tr>
<td>1111</td>
<td>F5</td>
</tr>
</tbody>
</table>

#### FOUT Gate

<table>
<thead>
<tr>
<th>FOUT Gate</th>
<th>Data Bus Width</th>
<th>Data Pointer Control</th>
<th>Scaler Control</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 = FOUT On</td>
<td>0 = 8 Bit Bus</td>
<td>0 = Enable Increment</td>
<td>0 = Binary Division</td>
</tr>
<tr>
<td>1 = FOUT Off (Low Z to GND)</td>
<td>1 = 16-Bit Bus</td>
<td>1 = Disable Increment</td>
<td>1 = BCD Division</td>
</tr>
</tbody>
</table>

Compare 2 Enable

| 0 = Disabled | 1 = Enabled |

Compare 1 Enable

| 0 = Disabled | 1 = Enabled |

Timeout-Day Mode

| 00 = TOD Disabled | 01 = TOD Enabled: 5 input | 10 = TOD Enabled: 6 input | 11 = TOD Enabled: 10 input |

Figure 13. Master Mode Register Bit Assignments.
Figure 14. Time-of-Day Storage Configuration.

After power-on reset or a Master Reset command, the Master Mode register is cleared to an all zero condition. This results in the following configuration:

- **Time-of-Day disabled**
- Both Comparators disabled
- FOUT Source is frequency, F1
- FOUT Divider set for divide-by-16
- FOUT gated on
- Delta Bus 8 bits wide
- Data Pointer Sequencing enabled
- FrequencyScaler divides in binary

**Time-of-Day**

Bits MM0 and MM1 of the Master Mode register specify the time-of-day (TOD) options. When MM0 = 0 and MM1 = 0, the special logic used to implement TOD is disabled and Counters 1 and 2 will operate in exactly the same way as Counters 3, 4 and 5. When MM0 = 1 or MM1 = 1, additional counter decoding and control logic is enabled on Counters 1 and 2 which causes their decades to turn over at the counts that generate appropriate 24-hour TOD accumulations.

Figure 14 shows the counter configurations for TOD operation. The two most significant decades of Counter 2 contain the "hours" digits and they can hold a maximum count of 23 hours. The two least significant decades of Counter 2 indicate "minutes" and will hold values up to 59. The three most significant decades of Counter 1 indicate "seconds" and will contain values up to 59.9. The least significant decade of Counter 1 is used to scale the input frequency in order to output term-of-second periods into the next decade. It can be set up to divide-by-five (MM0 = 1, MM1 = 0), divide-by-six (MM0 = 0, MM1 = 1), or divide-by-ten (MM0 = 1, MM1 = 1). The input frequency, therefore, for real-time clocking can be, respectively, 50Hz, 60Hz, or 100Hz. With divide-by-ten specified and with 100Hz input, the least significant decade of Counter 1 accumulates time in hundredths of seconds (tens of milliseconds). For accelerated time applications other input frequencies may be useful.

The input for Counter 2 should be the TC output of Counter 1, connected either internally or externally, for TOD operation. Both counters should be set up for BCD counting. The Load registers should be used to initialize the counters to the proper time. Either count up or count down may be used.

To read the time, a SAVE command should be issued to Counters 1 and 2. Because counts ripple between the counters, the possibility exists of the SAVE command occurring after Counter 1 has counted but before Counter 2 has. This would result in an incorrect saved time. To guard against this, Counter 2 should be resaved if Counter 1's saved value indicates a ripple carry/borrow may have been generated. In other words, Counter 2 should be resaved if the value saved from Counter 1 is 0 (up counting), 59.94 (down counting, MM1-MM0 = 01), 59.95 (down counting, MM1-MM0 = 10), or 59.99 (down counting, MM1-MM0 = 11). By the time this test is performed and Counter 2 is resaved, any ripping carry/borrow will have updated Counter 2.

**Comparator Enable**

Bits MM2 and MM3 control the Comparators associated with Counter 1 and 2. When a Comparator is enabled, its output is substituted for the normal counter output on the associated OUT1 or OUT2 pin. The comparator output will be active-high if the output control field of the Counter Mode register is 001 or 010 and active low for a code of 011. Once the compare output is true, it will remain so until the counter changes and the comparison therefore goes false.

The two Comparators can always be used individually in any one operation mode. One special case occurs when the time-of-day option is invoked and both Comparators are enabled. The operation of Comparator 2 will then be conditioned by Comparator 1 so that a full 32-bit compare must be true in order to generate a true signal on OUT2. OUT1 will continue, as usual, to reflect the state of the 16-bit comparison between Alarm 1 and Counter 1.

**FOUT Source**

Master Mode bits MM4 through MM7 specify the source input for the FOUT divider. Fifteen inputs are available for selection and they include the five Source pins, the five Gate pins and the five internal frequencies derived from the oscillator. The 16th combination of four control bits (all zeros) is used to assure that an active frequency is available at the input to the FOUT divider following reset.

**FOUT Divider**

Bits MM8 through MM11 specify the division ratio for the FOUT Divider. The FOUT source (selected by bits MM4 through MM7) is divided by an integer value between 1 and 16, inclusive, and is then passed to the FOUT output buffer. After power-on or reset, the FOUT divider is set to divide-by-16.

**FOUT Gate**

Master Mode bit MM12 provides a software gating capability for the FOUT signal. When MM12 = 1, FOUT is off and in a low impedance state to ground. MM12 may be set or cleared in conjunction with the loading of the other bits in the Master Mode register; alternatively, there are commands that allow MM12 to be individually set or cleared directly, without changing any other Master Mode bits. After power-up or reset, FOUT is gated on.

Figure 16. Gating Control.
When changing the FOUT divider ratio or FOUT source, transient pulses as short as half the period of the FOUT source may appear on the FOUT pin. Turning the FOUT gate on or off can also generate a transient. This should be considered when using FOUT as a system clock source.

Bus Width
Bit MM13 controls the multiplexer at the data bus interface in order to configure the port for an 8-bit or 16-bit external bus. The internal bus is always 16 bits wide. When MM13 = 1, 16-bit data is transferred directly between the internal bus and all 16 of the external bus lines. In this configuration, the Byte Pointer bit in the Data Pointer register remains set at all times. When MM13 = 0, 16-bit internal data is transferred a byte at a time to and from the eight low-order external data bus lines. The Byte Pointer bit toggles with each byte transfer in this mode.

When the Am8513 is set to operate with an 8-bit data bus width, pins DB8 through DB15 are not used for the data bus and are available for other functions. Pins DB13 through DB15 should be tied high. Pins DB8 through DB12 are used as auxiliary gating inputs, and are labeled GATE1A through GATE5A respectively.

The auxiliary gate pin, GATENA, is logically ANDed with the gate input to Counter N, as shown in Figure 16. The output of the AND gate is then used as the gating signal for Counter N.

Data Pointer Sequencing
Bit MM14 controls the Data Pointer logic to enable or disable the automatic sequencing functions. When MM14 = 1, the contents of the Data Pointer can be changed only directly by entering a command. When MM14 = 0, several types of automatic sequencing of the Data Pointer are available. These are described in the Data Pointer register section of this document.

Thus the host processor, by controlling MM14, may repetitively readwrite a single internal location, or may sequentially readwrite groups of locations. Bit MM14 can be loaded by writing to the Master Mode register or can be set or cleared by software command.

Scaler Ratios
Master Mode bit MM15 controls the counting configuration of the Frequency Scaler counter. When MM15 = 0, the Scaler divides the oscillator frequency in binary steps so that each subfrequency is 1/16 of the preceding frequency. When MM15 = 1, the Scaler divides in BCD steps so that adjacent frequencies are related by ratios of 10 instead of 16 (see Figure 16).

OPERATING MODE DESCRIPTIONS
Counter Mode register bits CM5-CM13 and CM7-CM5 select the operating mode for each counter (see Figure 17). To simplify references to a particular mode, each mode is assigned a letter from A through X.

To keep the following mode descriptions concise and to the point, the phrase "source edges" is used to refer to active-going source edges only, not to inactive-going edges. Similarly, the phrase "gate edges" refers only to active-going gate edges. Also, again, to avoid verbosity and euphemism, the descriptions of some modes states that a counter is stopped or disarmed "on a TC, inhibiting further counting." As is fully explained in the TC section of this data sheet, for these modes the counter is actually stopped or disarmed following the active-going source edge which drives the counter out of TC. In other words, since a counter in the TC state always counts, irrespective of its gating or arming status, the stopping or disarming of the count sequence is delayed until TC is terminated.

MODE A
Software-Triggered Strobe with No Hardware Gating
Mode A is one of the simplest operating modes. The counter will be available for counting source edges when it is issued an ARM command. On each TC the counter will reload from the Load register and automatically disarm itself, inhibiting further counting. Counting will resume when a new ARM command is issued.

MODE B
Software-Triggered Strobe with Level Gating
Mode B is identical to Mode A except that source edges are counted only when the assigned Gate is active. The counter must be armed before counting can occur. Once armed, the counter will count all source edges which occur while the Gate is active and disregards those edges which occur while the Gate is inactive.

---

![Diagram](image-url)
### Operating Mode

<table>
<thead>
<tr>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D</th>
<th>E</th>
<th>F</th>
<th>G</th>
<th>H</th>
<th>I</th>
<th>J</th>
<th>K</th>
<th>L</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

### Special Gate (CM7)

| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

### Redundant Source (CM6)

| 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

### Reset (CM5)

| 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 |

### Gate Control (CM13)

<table>
<thead>
<tr>
<th>000</th>
<th>LEVEL</th>
<th>EDGE</th>
<th>000</th>
<th>LEVEL</th>
<th>EDGE</th>
<th>000</th>
<th>LEVEL</th>
<th>EDGE</th>
<th>000</th>
<th>LEVEL</th>
<th>EDGE</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Count to TC once then disarm

- X = X
- X = X

### Count to TC twice; then disarm

- X = X

### Count to TC repeatedly

- X = X
- X = X

### Gate input does not gate counter input

- X = X
- X = X

### Count only during active gate level

- X = X
- X = X

### Start count on active gate edge and stop count on next TC

- X = X

### Start count on active gate edge and stop count on second TC

- X = X

### No hardware retriggering

- X = X
- X = X
- X = X
- X = X
- X = X
- X = X
- X = X

### Reload counter from Load Register on TC

- X = X
- X = X
- X = X

### Reload counter on each TC, alternating reload source between Load and Hold Registers

- X = X
- X = X
- X = X
- X = X
- X = X

### Transfer Load Register into counter on each TC that gate is LOW, transfer Hold Register into counter on each TC that gate is HIGH

- X = X
- X = X
- X = X

### On active gate edge transfer counter into Hold Register and then reload counter from Load Register

- X = X
- X = X

---

#### Note:
Operating modes M, P, T, U, W and X are reserved and should not be used.

**Figure 17. Counter Control Interaction.**
This permits the Gate to turn the count process on and off. On each TC the counter will reload from the Load register and automatically disarm itself, inhibiting further counting until a new ARM command is issued.

**MODE C**

**Hardware-Triggered Strobe**

Mode C is identical to Mode A, except that counting will not begin until a Gate edge is applied to the armed counter. The counter must be armed before operation of the triggering Gate edge; Gate edges applied to a disarmed counter are disregarded. The counter will start counting on the first source edge after the triggering Gate edge and will continue counting until TC. At TC, the counter will reload from the Load register and automatically disarm itself. The ARM command remains inhibited until a new ARM command and a new Gate edge are applied in that order. Note that after application of a triggering Gate edge, the Gate input will be disregarded for the remainder of the count cycle. This differs from Mode B, where the Gate can be modulated throughout the count cycle to stop and start the counter.

**MODE D**

**Rate Generator with No Hardware Gating**

Mode D is typically used in frequency generation applications. In this mode, the Gate input does not affect counter operation. Once armed, the counter will count to TC repetitively. On each TC the counter will reload itself from the Load register; hence the Load register value determines the time between TCs. A square wave rate generator may be obtained by specifying the TC toggled output mode in the Counter Mode register.

**MODE E**

**Rate Generator with Level Gating**

Mode E is identical to Mode D, except the counter will only count those source edges which occur while the Gate input is active. This feature allows the counting process to be enabled and disabled under hardware control. A square wave rate generator may be obtained by specifying the TC toggled output mode.

**MODE F**

**Non-Resettable One-Shot**

Mode F provides a non-resettable one-shot timing function. The counter must be armed before it will function. Application of a Gate edge to the armed counter will enable counting. When the counter reaches TC, it will reload itself from the Load register. The counter will then stop counting, awaiting a new Gate edge. Note that this mode requires a new ARM command is not needed after TC, only a new Gate edge. After application of a triggering Gate edge, the Gate input is disregarded until TC.

**MODE G**

**Software-Triggered Delayed Pulse One-Shot**

In Mode G, the Gate does not affect the counter's operation. Once armed, the counter will count to TC twice and then automatically disarm itself. For most applications, the counter will initially be cleared from the Hold register either by a LOAD command or by the last TC of an earlier timing cycle. Upon counting to the first TC, the counter will reload itself from the Hold register. Counting will proceed until the second TC, when the counter will reload itself from the Load register and automatically disarm itself, inhibiting further counting. Counting can be resumed by issuing a new ARM command. A software-triggered delayed pulse one-shot may be generated by specifying the TC toggled output mode in the Counter Mode register. The initial counter contents control the delay from the ARM command until the output pulse starts. The Hold register contents control the pulse duration.

**MODE H**

**Software-Triggered Delayed Pulse One-Shot with Hardware Gating**

Mode H is identical to Mode G, except that the Gate input is used to qualify which source edges are to be counted. The counter must be armed for counting to occur. Once armed, the counter will count all source edges that occur while the Gate is active and disregard those source edges that occur while the Gate is inactive. This permits the Gate to turn the count process on and off. As with Mode G, the counter will be armed from the Hold register on the first TC and reload from the Load register and disarm on the second TC. This mode allows the Gate to control the external operation of the counter's output function.

**MODE I**

**Hardware-Triggered Delayed Pulse Strobe**

Mode I is identical to Mode G, except that counting will not begin until a Gate edge is applied to an armed counter. The counter must be armed before application of the triggering Gate edge; Gate edges applied to a disarmed counter are disregarded. An armed counter will start counting on the first source edge after the triggering Gate edge. Counting will then proceed in the same manner as in Mode G. After the second TC, the counter will disarm itself. An ARM command and Gate edge must be issued in this order to restart counting. Note that after application of a triggering Gate edge, the Gate input will be disregarded until the second TC. This differs from Mode H, where the Gate can be modulated throughout the count cycle to stop and start the counter.

**MODE J**

**Variable Duty Cycle Rate Generator with No Hardware Gating**

Mode J will find the greatest usage in frequency generation applications with variable duty cycle requirements. Once armed, the counter will count continuously until it is issued a DisARM command. On the first TC, the counter will be reloaded from the Hold register. Counting will proceed once the counter has been reloaded and source alternating on each TC, until a DisARM command is issued to the counter. The third TC reloads from the Hold register, the fourth TC reloads from the Load register, etc. A variable duty cycle output can be generated by specifying the TC toggled output in the Counter Mode register. The Load and Hold values then directly control the output duty cycle, with high resolution available when relatively high count values are used.

**MODE K**

**Variable Duty Cycle Rate Generator with Level Gating**

Mode K is identical to Mode J, except that source edges are only counted when the Gate is active. The counter must be armed for counting to occur. Once armed, the counter will count all source edges which occur while the Gate is active and disregard those source edges which occur while the Gate is inactive. This permits the Gate to turn the count process on and off. As with Mode J, the reload source used will alternate on each TC, starting with the Hold register on the first TC after any ARM command. When the TC toggled output is used, this mode allows the Gate to modulate the duty cycle of the output waveform. It can affect both the high and low portions of the output waveform.

**MODE L**

**Hardware-Triggered Delayed Pulse One-Shot**

Mode L is similar to Mode J, except that counting will not begin until a Gate edge is applied to an armed counter. The counter must be armed before application of the triggering Gate edge.
Gate edges applied to a disarmed counter are disregarded. The counter will start counting source edges after the triggering Gate edge and counting will proceed until the second TC. Note that after application of a triggering Gate edge, the Gate input will be disregarded for the remainder of the count cycle. This differs from Mode K, where the gate can be modulated throughout the count cycle to stop and start the counter. On the first TC after application of the triggering Gate edge, the counter will be released from the Hold register. On the second TC, the counter will be reloaded from the Load register and counting will stop until a new edge gate is issued to the counter. Note that unlike Mode K, New Gate edges are required only after each second TC to continue counting.

MODE N Software-Triggered Strobe with Level Gating and Hardware Retriggering

Mode N provides a software-triggered strobe with level gating that is also hardware retriggerable. The counter must first be issued an ARM command before counting can occur. Once armed, the counter will count all source edges which occur while the gate is active and disregard those source edges which occur while the Gate is inactive. This permits the Gate to turn the count process on and off. After the issuance of an ARM command and the application of an active Gate, the counter will count to TC. Upon reaching TC, the counter will reload from the Load register and automatically disarm itself, inhibiting further counting. Counting will resume upon the issuance of a new ARM command. All active-going Gate edges issued to an armed counter will cause a retrigger operation. Upon application of the Gate edge, the counter contents will be saved in the Hold register. On the first qualified source edge after application of the retriggering gate edge the contents of the Load register will be transferred into the counter. Counting will resume on the second qualified source edge after the retriggering Gate edge. Qualified source edges are active-going edges which occur while the Gate is active.

MODE O Software-Triggered Strobe with Edge Gating and Hardware Retriggering

Mode O is similar to Mode N, except that counting will not begin until an active-going Gate edge is applied to the armed counter and the Gate level is not used to modulate counting. The counter must be armed before application of the triggering Gate edge. Gate edges applied to a disarmed counter are disregarded. Irrespective of the Gate level, the counter will count all source edges after the triggering Gate edge until the first TC. On the first TC the counter will be released from the Load register and disarmed. A new ARM command and a new Gate edge must be applied in that order to initiate a new counting cycle. Unlike Modes C, F, I, and L, which disregard the Gate input once counting starts, in Mode O the count process will be retriggered on all active-going Gate edges, including the first Gate edge used to start the counter. On each retriggering Gate edge, the counter contents will be transferred into the Hold register. On the first source edge after the retriggering Gate edge the Load register contents will be transferred into the counter. Counting will resume on the second source edge after a retrigger.

MODE Q Rate Generator with Synchronization (Event Counter with Auto-Read/Reset)

Mode Q provides a rate generator with synchronization or an event counter with auto-read/reset. The counter must first be issued an ARM command before counting can occur. Once armed, the counter will count all source edges which occur while the Gate is active and disregard those edges which occur while the Gate is inactive. This permits the Gate to turn the count process on and off. After the issuance of an ARM command and the application of an active Gate, the counter will count to TC repetitively. On each TC the counter will reload itself from the Load register. The counter may be retriggered at any time by presenting an active-going Gate edge to the Gate input. The retriggering Gate edge will transfer the contents of the counter into the Hold register. The first qualified source edge after the retriggering Gate edge will transfer the contents of the Load register into the counter. Counting will resume on the second qualified source edge after the retriggering gate edge. Qualified source edges are active-going edges which occur while the Gate is active.

MODE R Retriggerable One-Shot

Mode R is similar to Mode Q, except that edge gating rather than level gating is used. In other words, rather than use the Gate level to qualify which source edges to count, Gate edges are used to start the counting operation. The counter must be armed before application of the triggering Gate edge. Gate edges applied to a disarmed counter are disregarded. After application at a Gate edge, an armed counter will count all source edges until TC, irrespective of the Gate level. On the first TC the counter will be released from the Load register and stopped. Subsequent counting will not occur until a new Gate edge is applied. All Gate edges applied to the counter, including the first used to trigger counting, initiate a retrigger operation. Upon application of a Gate edge, the counter contents are saved in the Hold register. On the first source edge after the retriggering Gate edge, the Load register contents will be transferred into the counter. Counting will resume on the second source edge after the retriggering Gate edge.

MODE S In this mode, the reload source for LOAD commands (irrespective of whether the counter is armed or disarmed) and for TC-initiated reloads is determined by the Gate input. The Gate input in Mode S is used only to select the reload source, not to start or modulate counting. When the Gate is Low, the Load register is used; when the Gate is High, the Hold register is used. Note the Low-Load, High-Hold mnemonic convention. Once armed, the counter will count to TC twice and then disarm itself. On each TC the counter will be reloaded from the reload source selected by the Gate. Following the second TC, an ARM command is required to start the new counting cycle.

MODE V Frequency-Shift Keying

Mode V provides frequency-shift keying modulation capability. Gate operation in this mode is identical to that in Mode S. If the Gate is Low, a LOAD command or TC-induced reload will reload the counter from the Load register. If the Gate is High, LOADs and reloads will occur from the Hold register. The polarity of the Gate only selects the reload source; it does not start or modulate counting. Once armed, the counter will count repetitively to TC. On each TC the counter will reload itself from the register determined by the polarity of the Gate. Counting will continue in this manner. A new ARM command is issued to the counter. Frequency shift keying may be obtained by specifying a TC Toggled output mode in the Counter Mode register. The switching of frequencies is achieved by modulating the Gate.
COUNTER MODE CONTROL OPTIONS

Each Counter Logic Group includes a 16-bit Counter Mode (CM) register used to control all of the individual options available with its associated general counter. These options include output configuration, count control, count source and gating control.

Figure 18 shows the bit assignments for the Counter Mode register. This section describes the control options in detail. Note that generally, each counter is independently configured and does not depend on information outside its Counter Logic Group. The Counter Mode register should be loaded only when the counter is Disarmed. Attempts to load the Counter Mode register when the counter is armed may result in erratic counter operation.

After a power-on reset or a Master Reset command, the Counter Mode registers are initialized to a preset condition. The values entered is 0B00 hex and results in the following control configuration:

- **Output low impedance to ground**
- **Count down**
- **Count binary**
- **Count once**
- **Load register selected**
- **No retriggering**
- **P1 input source selected**
- **Positive true input polarity**
- **No gating**

The output form available is called Terminal Count (TC) and represents the period in time that the counter reaches an equivalent value of zero. TC will occur on the next count when the counter is at 0001 for down counting, at 9999 (BCD) for BCD up counting or at FF11 (hex) for binary up counting. Figure 20 shows a Terminal Count pulse and an example content that generated it. The TC width is determined by the period of the counting source. Regardless of any gating input or whether the counter is Armed or Disarmed, the terminal count will go active for only one clock cycle. Figure 20 assumes active-high source polarity, counter armed, counter decrementing and an external reload value of K. The counter will always be loaded from an external location when TC occurs; the user can choose the source location and the value. If a non-zero value is picked, the counter will never really attain a zero state and TC will indicate the counter state that would have been zero had no parallel transfer occurred.

The output pulse form, TC Toggled, uses the trailing edge of TC to toggle a flip-flop to generate an output level instead of a pulse.

---

**Count Source Selection**

- **0XXXX = Count on Rising Edge**
- **1XXXX = Count on Falling Edge**
- **X0000 = TCN - 1**
- **X0001 = SRC 1**
- **X0010 = SRC 2**
- **X0011 = SRC 3**
- **X0100 = SRC 4**
- **X0101 = SRC 5**
- **X0110 = GATE 1**
- **X0111 = GATE 2**
- **X1000 = GATE 3**
- **X1001 = GATE 4**
- **X1010 = GATE 5**
- **X1011 = F1**
- **X1100 = F2**
- **X1101 = F3**
- **X1110 = F4**
- **X1111 = F5**

**Count Control**

- **0XXXX = Disable Special Gate**
- **1XXXX = Enable Special Gate**
- **X0000 = Reload from Load**
- **X0001 = Reload from Load or Hold**
- **X0010 = Count Once**
- **X01XX = Count Repetitively**
- **X10XX = Binary Count**
- **XXX1 = BCD Count**
- **XXX0 = Count Down**
- **XXX1 = Count Up**

**Gating Control**

- **000 = No Gating**
- **001 = Active High Level TCN - 1**
- **010 = Active High Level GATE N - 1**
- **011 = Active High Level GATE N**
- **100 = Active Low Level GATE N**
- **101 = Active Low Level GATE N**
- **110 = Active Low Edge GATE N**
- **111 = Active Low Edge GATE N**

**Output Control**

- **000 = Inactive, Output Low**
- **001 = Active High Terminal Count Pulse**
- **010 = TC Toggled**
- **011 = Illegal**
- **100 = Inactive, Output High Impedance**
- **101 = Active Low Terminal Count Pulse**
- **110 = Illegal**
- **111 = Illegal**

Note: See Figure 17 for restrictions on Count Control and Gating Control bit combinations.

**Figure 18. Counter Mode Register Bit Assignments.**
The toggle output is 1/2 the frequency of TC. The TC Toggled output will frequently be used to generate variable duty-cycle square waves in Operating Modes G through K.

In Mode L, the TC Toggled output can be used to generate a one-shot function, with the delay to the start of the output pulse and the width of the output pulse separately programmable. With selection of the minimum delay to the start of the pulse, the output will toggle on the source pulse following application of the triggering Gate edge.

Note that the TC Toggled output form contains no implication about whether the output is active-high or active-low. Unlike the TC output, which generates a transient pulse which can clearly be active-high or active-low, the TC Toggled output waveform only flips the state of the output on each TC. The sole criteria of whether the TC Toggled output is active-high or active-low is the level of the output at the start of the count cycle. This can be controlled by the Set and Clear Output commands.

TC TERMINAL COUNT

On each Terminal Count (TC), the counter will reload itself from the Load or Hold register. TC is defined as that period of time when the counter contents would have been zero had there been no reload occurred. Some special conditions apply to counter operation immediately before and during TC:

1. In the clock cycle before TC, an internal signal is generated that commits the counter to go to TC on the next count, and retriggering by a hardware Gate edge (Model K. N, O, and R) or a software LOAD or LOAD-and-ARM command will not extend the time to TC. Note that the "next count" driving the counter to TC can be caused by the application of a count source edge (in level gating modes, the edge must occur while the gate is active, or it will be disregarded), by the application of a LOAD or LOAD-and-ARM command (see 2 below) or by the application of a STEP command.

2. If a LOAD or LOAD-and-ARM command is executed during the cycle preceding TC, the counter will immediately go to TC. If these commands are issued during TC, the TC state will immediately terminate.

3. When TC is active, the counter will always count the next source edge issued to it, even if it is disarmed or gated off during TC. This means that TC will never be active for longer than one count period and it may, in fact, be shorter if a STEP command or a LOAD or LOAD-and-ARM command is applied during TC (see item 2 above). This also means that a counter that is disarmed or stopped on TC is actually disarmed/ stopped immediately following TC.

This may cause count sequences different from what a user might expect. Since the counter is always reloaded at the start of TC, and since it always counts at the end of TC, the counter contents following TC will differ by one from the reloaded value, irrespective of the operating mode used.

If the reloaded value was 0001 for down counting, 9999 (Bcd) for BCD up counting or 1111 (hex) for binary up counting, the count at the end of TC will drive the counter into TC again regardless of whether the counter is gated off or disarmed. As long as these values are reloaded, the TC output will stay active. If a TC Toggled output is selected, it will toggle on each count. Execution of a LOAD, LOAD-and-ARM or STEP command with these counter contents will act the same as application of a source pulse, causing TC to remain active and a TC Toggled output to toggle.

Figure 19. Output Control Logic.

Figure 20. Counter Output Waveforms.
Count Control

Counter Mode bits CM3 through CM7 specify the various options available for direct control of the counting process. CM3 and CM4 operate independently of the others and control up/down and BCD/binary counting. They may be combined freely with other control bits to form many types of counting configurations. The other three bits and the Gating Control field interact in complex ways. Bit CM5 controls the reset protection of the counter. When CM5 = 0, counting will proceed in the specified mode until the counter is disarmed. When CM5 = 1, the count process will proceed only until one full cycle of operation occurs. This may occur after any single TC event. The counter is then disarmed automatically. The single or double TC requirement will depend on the state of other control bits. Note that even if the counter is automatically disarmed upon a TC, it always counts the count source edge which generates the trailing TC edge.

When TC occurs, the counter is always resetted with a value from either the Load register or the Hold register. Bit CM6 specifies the source options for resetting the counter. When CM6 = 0, the contents of the Load register will be transferred into the counter at every occurrence of TC. When CM6 = 1, the counter release transition will be either the Load or Hold register. The reload location in this case may be controlled externally by using a GATE pin (Mode 0 or VI) or may alternate on each TC (Modes G through L). With alternating sources and with the TC Tagged output selected, the duty cycle of the output waveform is controlled by the relative Load and hold values and very fine resolution of duty cycle ratios may be achieved.

Bit CM7 controls the special gating functions that allow regenerating and the selection of Load or Hold sources for counter reacquisition. The use and definition of CM7 will depend on the status of the Gating Control field and bits CM5, CM6, and CM7.

When some form of Gating is specified, CM7 controls hardware regenerating. In this case, when CM7 = 0, hardware regenerating does not occur; when CM7 = 1, the counter is regenerated any time an active-going Gate edge occurs. Regenerating causes the counter's value to be saved in the Hold register and the Load register contents to be transferred into the counter.

Whenever hardware regenerating is enabled (Modes N, O, Q and R), the same hardware will also regen any internal operations. On application of the Gate edge, the counter contents will be transferred to the Hold register. On the first qualified source edge application of the regenerating Gate edge, the Load register contents will be transferred into the counter. (Qualified source edges are edges which occur while the counter is gated on and armed.)

This means that if level gating is used, the edge occurring on active-going gate transitions will initiate a regenerator. Similarly, when edge gating is enabled, an edge used to start the counter will also initiate a regenerator. The first count source edge applied after the Gate edge will not increment decrement the counter but reload it.

When No Gating is specified, the definition of CM7 changes. In this case, when CM7 = 0, the Gate input has no effect on the counting; when CM7 = 1 the Gate N input specifies the reload source (either the Load or Hold register) used to reload the counter when TC occurs. Figure 17 shows the various available control combinations for these interrelated bits.

Count Source Selection

Counter Mode bits CM6 through CM12 specify the source used as input to the counter and the active edge that is counted. Bit CM12 controls the polarity for all sources; logic zero counts rising edges and logic one counts falling edges. Bits CM6 through CM11 select 1 of 16 counting sources to route to the counter input. Five of the available inputs are internal frequencies derived from the internal oscillator (see Figure 16 for frequency assignments). Ten of the available inputs are interface pins, five are labeled SRC and five are labeled GATE. The 16th available input is the TC output from the adjacent lower-numbered counter. (The Counter 5 TC wraps around to the counter 1 input.) This polarity allows interlocking counters that permits very long counts to be accumulated. Since all five counters may be concatenated, it is possible to configure a counter that is 90 bits long on one AM9513 set. When TCN = 1 is the source, the count ripples between the connected counters. External connections can also be made, and can use the toggle bit for even longer counts. This is easily accomplished by selecting a TC Tagged output mode and wiring OUT to one of the SRC inputs.

Gating Control

Counter Mode bits CM13 through CM17 specify the hardware gating options. When "no gating" is selected (000) the counter will proceed unconditionally as long as it is armed. For any other gating mode, the count process is conditioned by the specified gating configuration.

For a code of 100 in this field, counting ceases preceded only by the pin labeled GATEN associated with Counter N is at a logic high level. When it goes low, counting is simply suspended until the Gate goes high again. A code of 101 performs the same function with an opposite active polarity. Codes 010 and 011 offer the same function as 100, but specify alternate input pins as Gating Sources. This allows any of three interface pins to be used as gages for a given counter. On Counter 4, for example, pin 34, pin 35 or pin 36 may be used to perform the gating function. This also allows a single Gate pin to simultaneously control up to three counters.

For codes of 110 or 111 in this field, counting proceeds after the specified active Gate edge until one or two TC events occur. Within this interval the Gate input is ignored, except for the regenerating option. When regenerating is selected, the clock cycle can be repeated as soon as another Gate edge occurs. With repetition selected, any Gate edge applied after TC goes active will start a new count cycle. Edge gating is useful when implementing a digital single-shot since the gate can serve as a convenient firing trigger.

A 001 code in this field selects the TC output from the adjacent lower-numbered counter as the gate. Thus, one counter may be configured to generate a counting "window" for another counter.

COMMAND DESCRIPTIONS

The command set for the AM9513 allows the host processor to customize and manage the operating modes and features for particular applications, to initialize and update both the internal data and control information, and to manipulate operating bits during operation. Commands are entered directly into the 8-bit Command register by writing into the Control port (see Figure 7).

All available commands are described in the following text. Figure 21 summarizes the command codes and includes a brief description of each function. Figure 22 lists all the unused code combinations; unused codes should not be entered into the Command register since undefined activities may occur.

Six of the command types are used for direct software control of the counting process and they each contain a 5-bit S field. In a linear-select fashion, each bit in the S field corresponds to one of the five general counters (S1 = Counter 1, S2 = Counter 2, etc.). When an S bit is a one, the specified operation is performed on the counter so designated; when an S bit is a zero, no operation
### Table: Am8513 Command Summary

<table>
<thead>
<tr>
<th>Command Code</th>
<th>Command Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>C7</td>
<td>C6</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

**Figure 21. Am8513 Command Summary.**

- **Arm Counters**
  - Coding: C7 C6 C5 C4 C3 C2 C1 C0
  - Description: Any combination of counters, as specified by the S field, will be enabled for counting. A counter must be armed before counting can commence. Once armed, the counting process may be further enabled or disabled using the hardware gating facilities. This command can only arm or do nothing for a given counter: a zero in the S field does not disarm the counter.
  - ARM and DISARM commands can be used to gate counter operation on and off under software control. DISARM commands entered while a counter is in the TC state will not take effect until the counter leaves TC. (The counter may leave the TC state because of application of a count source edge, execution of a LOAD or LOAD and ARM command, or execution of a STEP command.)

- **Load Counters**
  - Coding: C7 C6 C5 C4 C3 C2 C1 C0
  - Description: Any combination of counters, as specified in the S field, will be loaded with previously entered values. The source of information for each counter will be either the associated LOAD register or the associated HOLD register, as determined by the operating configuration in the Mode register. The LOAD/HOLD contents are not changed. This command will cause a transfer independent of any current operating configuration for the counter. It will often be used as a software retrigger, or as counter initialization prior to active hardware gating.

Each ARM or LOAD and ARM command, a counter in one of these modes will reload from the Hold register on the first TC and alternate reload sources thereafter (reload from the Load register on the second TC, the Hold register on the third, etc.).

In edge gating modes (Modes C, F, I, L, O and R) after disarmng and rearming a triggered counter, a new Gate edge will be required to resume counting. In Modes C, F, I and L counting will resume from the current counter value. In modes O and R the new Gate edge will both start and retrigger the counter, causing the counter to be reloaded with a new value.
source used to reload the counter will be the same as that which would have been used if the TC were generated by a source edge rather than by the LOAD operation.

Execution of a LOAD or LOAD-and-ARM command while a counter is in TC will cause the TC to end. For Armed counters in all modes except S or V, the reload source used will be that used for the upcoming TC. (The LOADing operation will not alter the selection of reload source for the upcoming TC.) For Disarmed counters in modes except S or V, the reload sources used will be the LOAD register. For modes S or V, the reload source will be selected by the GATE input, regardless of whether the counter is Armed or Disarmed.

Special considerations apply when modes with alternating reload sources are used (Modes G-L). If a LOAD command drives the counter to TC in these modes, the reload source for the next TC will be from the opposite reload location. In other words, the LOAD-generated TC will cause the reload sources to alternate just as a TC generated by a source edge would. Note that if a second LOAD command is issued during the LOAD-generated TC (or during any other TC, for that matter) the second LOAD command will terminate the TC and cause a reload from the source designated for use with the next TC. The second LOAD will not alter the reload source for the next TC since the second LOAD does not generate a TC; reload sources alternate on TCs only, not on LOAD commands.

Load and Arm Counters

Coding:

<table>
<thead>
<tr>
<th>C7</th>
<th>C6</th>
<th>C5</th>
<th>C4</th>
<th>C3</th>
<th>C2</th>
<th>C1</th>
<th>C0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>1</td>
<td>1</td>
<td>S5</td>
<td>S4</td>
<td>S3</td>
<td>S2</td>
<td>S1</td>
</tr>
</tbody>
</table>

Description: Any combination of counters, as specified in the S field, will be loaded with the contents transferred into their associated Hold register. The transfer takes place without interfering with any counting that may be underway. This command will overwrite any previous Hold register contents. The SAVE command is designed to allow an accumulated count to be preserved so that it can be read by the host CPU at some later time.

Disarm and Save Counters

Coding:

<table>
<thead>
<tr>
<th>C7</th>
<th>C6</th>
<th>C5</th>
<th>C4</th>
<th>C3</th>
<th>C2</th>
<th>C1</th>
<th>C0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>S5</td>
<td>S4</td>
<td>S3</td>
<td>S2</td>
<td>S1</td>
<td></td>
</tr>
</tbody>
</table>

Description: Any combination of counters, as specified by the S field, will be disarmed and the contents of the counter will be transferred into the associated Hold registers. This command is identical to issuing a DISARM command followed by a SAVE/E command.

Set Output

Coding:

<table>
<thead>
<tr>
<th>C7</th>
<th>C6</th>
<th>C5</th>
<th>C4</th>
<th>C3</th>
<th>C2</th>
<th>C1</th>
<th>C0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>N4</td>
<td>N2</td>
<td>N1</td>
<td></td>
</tr>
</tbody>
</table>

(001 ≤ N ≤ 101)

Description: The output toggle for counter N is set. The OUTN signal will be driven high unless a TC output is specified.

Clear Output

Coding:

<table>
<thead>
<tr>
<th>C7</th>
<th>C6</th>
<th>C5</th>
<th>C4</th>
<th>C3</th>
<th>C2</th>
<th>C1</th>
<th>C0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>N4</td>
<td>N2</td>
<td>N1</td>
<td></td>
</tr>
</tbody>
</table>

(001 ≤ N ≤ 101)

Description: The output toggle for counter N is reset. The OUTN signal will be driven low unless a TC output is specified.

Step Counter

Coding:

<table>
<thead>
<tr>
<th>C7</th>
<th>C6</th>
<th>C5</th>
<th>C4</th>
<th>C3</th>
<th>C2</th>
<th>C1</th>
<th>C0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>N4</td>
<td>N2</td>
<td>N1</td>
<td></td>
</tr>
</tbody>
</table>

(001 ≤ N ≤ 101)

Description: Counter N is incremented or decremented by one, depending on its operating configuration. If the Counter Mode register associated with the selected counter has its CMS bit cleared to zero, this command will cause the counter to decrement by one. If CMS is set to a logic high, this command will increment the counter by one. The STEP command will have effect even on a disarmed counter.

Load Data Pointer Register

Coding:

<table>
<thead>
<tr>
<th>C7</th>
<th>C6</th>
<th>C5</th>
<th>C4</th>
<th>C3</th>
<th>C2</th>
<th>C1</th>
<th>C0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>E2</td>
<td>E1</td>
<td>G4</td>
<td>G2</td>
<td>G1</td>
<td></td>
</tr>
</tbody>
</table>

(G4, G2, G1 ≠ 000, ≠ 110)

Description: Bits in the E and G fields will be transferred into the corresponding Element and Group fields of the Data Pointer Register.
Gate Off FOUT Coding:

C7  C6  C5  C4  C3  C2  C1  C0
1 1  0 1 1  0 1 2

Description: This command sets Master Mode bit 12 without affecting other bits in the Master Mode register. MM12 controls the output status of the FOUT signal. When MM12 is cleared, FOUT will become active and will drive out the selected and divided FOUT signal. MM12 may also be controlled by loading the full Master Mode register in parallel.

Gate On FOUT Coding:

C7  C6  C5  C4  C3  C2  C1  C0
1 1  0 0 1 2 1 0

Enable Data Pointer Sequencing Coding:

C7  C6  C5  C4  C3  C2  C1  C0
1 1  1 0 0 0 0 0

Description: This command clears Master Mode bit 14 without affecting other bits in the Master Mode register. MM14 controls the automatic sequencing of the Data Pointer register. Enabling the sequencing allows sequential host processor access to several internal locations without repetitive updating of the Data Pointer. MM14 may also be controlled by loading a full word into the Master Mode register. See the "Data Pointer Register" section of this document for additional information on Data Pointer sequencing.

Enable 16-Bit Data Bus Coding:

C7  C6  C5  C4  C3  C2  C1  C0
1 1  1 0 1 1 1

Description: This command sets Master Mode bit 13 without affecting other bits in the Master Mode register. MM13 controls the multiplexer in the data bus buffer. When MM13 is set, no multiplexing takes place and all 16 external data bus lines are used to transfer information into and out of the STC. MM13 may also be controlled by loading the full Master Mode register in parallel.

Enable 8-Bit Data Bus Coding:

C7  C6  C5  C4  C3  C2  C1  C0
1 1  1 0 1 1

Description: This command clears Master Mode bit 13 without affecting other bits in the Master Mode register. MM13 controls the multiplexer in the data bus buffer. When MM13 is cleared, the multiplexer is enabled and 16-bit internal information is transferred eight bits at a time to the eight low-order external data bus lines. MM13 may also be controlled by loading the full Master Mode register in parallel.

Enable Data Pointer Sequencing

C7  C6  C5  C4  C3  C2  C1  C0
1 1  1 0 0 0 0 0

Enable 16-Bit Data Bus

C7  C6  C5  C4  C3  C2  C1  C0
1 1  1 0 1 1 1

Enable 8-Bit Data Bus

C7  C6  C5  C4  C3  C2  C1  C0
1 1  1 0 1 1

The Master Mode, Counter Mode, Load and Hold registers can now be initialized to the desired values.

Figure 22, Am8513 Unused Command Codes.
MAXIMUM RATINGS beyond which useful life may be impaired

Storage Temperature
-65°C to +150°C

Ambient Temperature Under Bias
-55°C to +125°C

VCC with Respect to VSS
-0.5V to +7.0V

All Signal Voltages with Respect to VSS
-0.5V to +7.0V

Power Dissipation (Package Limitation)
1.5W

The products described by this specification include internal circuitry designed to protect input devices from damaging accumulations of static charge. It is suggested, nevertheless, that conventional precautions be observed during storage, handling and use in order to avoid exposure to excessive voltages.

OPERATING RANGE

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Temperature</th>
<th>VCC</th>
<th>VSS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Am9513DC</td>
<td>0°C ≤ TA ≤ +70°C</td>
<td>±5V ±5%</td>
<td>OV</td>
</tr>
<tr>
<td>Am9513DM</td>
<td>-50°C = TA ≤ +125°C</td>
<td>±5V ±5%</td>
<td>OV</td>
</tr>
</tbody>
</table>

ELECTRICAL CHARACTERISTICS over operating range (Notes 1 and 2)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
<th>Test Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>VIL</td>
<td>Input Low Voltage</td>
<td>VSS ~ 0.5V</td>
<td>0.8</td>
<td></td>
<td></td>
<td>Volts</td>
</tr>
<tr>
<td></td>
<td>X2 Input</td>
<td>VSS ~ 0.5V</td>
<td>0.8</td>
<td></td>
<td></td>
<td>Volts</td>
</tr>
<tr>
<td>Vih</td>
<td>Input High Voltage</td>
<td>VCC</td>
<td>2.0</td>
<td></td>
<td></td>
<td>Volts</td>
</tr>
<tr>
<td></td>
<td>X2 Input</td>
<td>VCC</td>
<td>3.4</td>
<td></td>
<td></td>
<td>Volts</td>
</tr>
<tr>
<td>Vth</td>
<td>Input Hysteresis (SRC and GATE Inputs Only)</td>
<td>VCC ~ 0.3V</td>
<td>0.2</td>
<td></td>
<td>0.3</td>
<td>Volts</td>
</tr>
<tr>
<td>Vcl</td>
<td>Output Low Voltage</td>
<td>IOH = -200µA</td>
<td>2.4</td>
<td></td>
<td></td>
<td>Volts</td>
</tr>
<tr>
<td></td>
<td>IOL = 3.2mA</td>
<td>IOH = -1.5mA</td>
<td>1.5</td>
<td></td>
<td></td>
<td>Volts</td>
</tr>
<tr>
<td>Vch</td>
<td>Output High Voltage</td>
<td>VSS ~ 0.4V</td>
<td>±10</td>
<td></td>
<td></td>
<td>µA</td>
</tr>
<tr>
<td>Iox</td>
<td>Input Load Current (Except X2)</td>
<td>VSS ~ VIN ≤ VCC</td>
<td>±25</td>
<td></td>
<td></td>
<td>µA</td>
</tr>
<tr>
<td>Ioz</td>
<td>Output Leakage Current (Except X1)</td>
<td>VSS ~ VOUT ≤ VCC</td>
<td></td>
<td></td>
<td></td>
<td>µA</td>
</tr>
<tr>
<td>Icc</td>
<td>VCC Supply Current</td>
<td>TA = -55°C</td>
<td>275</td>
<td></td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td></td>
<td>TA = 0°C</td>
<td>TA = +25°C</td>
<td>225</td>
<td></td>
<td>160</td>
<td></td>
</tr>
<tr>
<td>Cin</td>
<td>Input Capacitance</td>
<td>10</td>
<td></td>
<td></td>
<td></td>
<td>pF</td>
</tr>
<tr>
<td>COUT</td>
<td>Output Capacitance</td>
<td>15</td>
<td></td>
<td></td>
<td></td>
<td>pF</td>
</tr>
<tr>
<td>CDO</td>
<td>INPUT Capacitance</td>
<td>20</td>
<td></td>
<td></td>
<td></td>
<td>pF</td>
</tr>
</tbody>
</table>

21
Figure 23. Bus Transfer Switching Waveforms.

Figure 24. Counter Switching Waveforms.
<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
<th>Figure</th>
<th>Min</th>
<th>Max</th>
<th>Min</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>TAVRL</td>
<td>C/O Valid to Read Low</td>
<td>23</td>
<td>25</td>
<td>23</td>
<td>25</td>
<td>23</td>
<td>Na</td>
</tr>
<tr>
<td>TAVWH</td>
<td>C/O Valid to Write High</td>
<td>23</td>
<td>170</td>
<td>23</td>
<td>170</td>
<td>23</td>
<td>Na</td>
</tr>
<tr>
<td>TCHCH</td>
<td>X2 High to X2 High (X2 Period)</td>
<td>24</td>
<td>148</td>
<td>24</td>
<td>148</td>
<td>24</td>
<td>Na</td>
</tr>
<tr>
<td>TCHCL</td>
<td>X2 High to X2 Low (X2 High Pulse Width)</td>
<td>24</td>
<td>70</td>
<td>24</td>
<td>70</td>
<td>24</td>
<td>Na</td>
</tr>
<tr>
<td>TCHLH</td>
<td>X2 Low to X2 High (X2 Low Pulse Width)</td>
<td>24</td>
<td>70</td>
<td>24</td>
<td>70</td>
<td>24</td>
<td>Na</td>
</tr>
<tr>
<td>TDVWH</td>
<td>Data In Valid to Write High</td>
<td>23</td>
<td>80</td>
<td>23</td>
<td>80</td>
<td>23</td>
<td>Na</td>
</tr>
<tr>
<td>TEHEH</td>
<td>Count Source High to Count Source High (Source Cycle Time) (Note 10)</td>
<td>24</td>
<td>145</td>
<td>24</td>
<td>145</td>
<td>24</td>
<td>Na</td>
</tr>
<tr>
<td>TEHEL</td>
<td>Count Source Pulse Duration (Note 10)</td>
<td>24</td>
<td>70</td>
<td>24</td>
<td>70</td>
<td>24</td>
<td>Na</td>
</tr>
<tr>
<td>TEFV</td>
<td>Count Source High to FOUT Valid (Note 10)</td>
<td>24</td>
<td>900</td>
<td>24</td>
<td>900</td>
<td>24</td>
<td>Na</td>
</tr>
<tr>
<td>TEHGV</td>
<td>Count Source High to Gate Valid (Level Gating Hold Time) (Notes 10, 12, 13)</td>
<td>24</td>
<td>40</td>
<td>24</td>
<td>40</td>
<td>24</td>
<td>Na</td>
</tr>
<tr>
<td>TEHRL</td>
<td>Count Source High to Read Low (Set-up Time) (Notes 6, 10)</td>
<td>23</td>
<td>190</td>
<td>23</td>
<td>190</td>
<td>23</td>
<td>Na</td>
</tr>
<tr>
<td>TEHHW</td>
<td>Count Source High to Write High (Set-up Time) (Notes 6, 10)</td>
<td>23</td>
<td>100</td>
<td>23</td>
<td>100</td>
<td>23</td>
<td>Na</td>
</tr>
<tr>
<td>TEHYV</td>
<td>Count Source High to Out Valid (Note 10)</td>
<td>24</td>
<td>300</td>
<td>24</td>
<td>300</td>
<td>24</td>
<td>Na</td>
</tr>
<tr>
<td></td>
<td>T/C Output</td>
<td>24</td>
<td>300</td>
<td>24</td>
<td>300</td>
<td>24</td>
<td>Na</td>
</tr>
<tr>
<td></td>
<td>Comparator Output</td>
<td>24</td>
<td>360</td>
<td>24</td>
<td>360</td>
<td>24</td>
<td>Na</td>
</tr>
<tr>
<td>TPN</td>
<td>F# High to F#N+1 Valid (Note 14)</td>
<td>24</td>
<td>75</td>
<td>24</td>
<td>75</td>
<td>24</td>
<td>Na</td>
</tr>
<tr>
<td>TGVHE</td>
<td>Gate Valid to Count Source High (Level Gating Set-up Time) (Notes 10, 12, 13)</td>
<td>24</td>
<td>70</td>
<td>24</td>
<td>70</td>
<td>24</td>
<td>Na</td>
</tr>
<tr>
<td>TGVGV</td>
<td>Gate Valid to Gate Valid (Gate Pulse Duration) (Notes 11, 13)</td>
<td>24</td>
<td>145</td>
<td>24</td>
<td>145</td>
<td>24</td>
<td>Na</td>
</tr>
<tr>
<td>TGVWH</td>
<td>Gate Valid to Write High (Notes 6, 13)</td>
<td>23</td>
<td>0</td>
<td>23</td>
<td>0</td>
<td>23</td>
<td>Na</td>
</tr>
<tr>
<td>TRHAX</td>
<td>Read High to C/C Don't Care</td>
<td>23</td>
<td>0</td>
<td>23</td>
<td>0</td>
<td>23</td>
<td>Na</td>
</tr>
<tr>
<td>TRHEH</td>
<td>Read High to Count Source High (Notes 7, 10)</td>
<td>23</td>
<td>0</td>
<td>23</td>
<td>0</td>
<td>23</td>
<td>Na</td>
</tr>
<tr>
<td>TRDKH</td>
<td>Read High to Data Out Invalid</td>
<td>23</td>
<td>20</td>
<td>23</td>
<td>20</td>
<td>23</td>
<td>Na</td>
</tr>
<tr>
<td>TRHGD</td>
<td>Read High to Data Out at High Impedance (Data Bus Release Time)</td>
<td>23</td>
<td>85</td>
<td>23</td>
<td>85</td>
<td>23</td>
<td>Na</td>
</tr>
<tr>
<td>TRHLR</td>
<td>Read High to Read Low (Read Recovery Time)</td>
<td>23</td>
<td>1000</td>
<td>23</td>
<td>1000</td>
<td>23</td>
<td>Na</td>
</tr>
<tr>
<td>TRHSH</td>
<td>Read High to C#/CE High (Note 18)</td>
<td>23</td>
<td>0</td>
<td>23</td>
<td>0</td>
<td>23</td>
<td>Na</td>
</tr>
<tr>
<td>TRHHL</td>
<td>Read High to Write Low (Read Recovery Time)</td>
<td>23</td>
<td>1000</td>
<td>23</td>
<td>1000</td>
<td>23</td>
<td>Na</td>
</tr>
<tr>
<td>TRDCO</td>
<td>Read Low to Data Out Valid</td>
<td>23</td>
<td>160</td>
<td>23</td>
<td>160</td>
<td>23</td>
<td>Na</td>
</tr>
<tr>
<td>TRDOX</td>
<td>Read Low to Data Bus Driven (Data Bus Drive Time)</td>
<td>23</td>
<td>20</td>
<td>23</td>
<td>20</td>
<td>23</td>
<td>Na</td>
</tr>
<tr>
<td>TRDLR</td>
<td>Read Low to Read High (Read Pulse Duration) (Note 18)</td>
<td>23</td>
<td>100</td>
<td>23</td>
<td>100</td>
<td>23</td>
<td>Na</td>
</tr>
<tr>
<td>TRSLR</td>
<td>CE Low to Read Low (Note 15)</td>
<td>23</td>
<td>20</td>
<td>23</td>
<td>20</td>
<td>23</td>
<td>Na</td>
</tr>
<tr>
<td>TSLVR</td>
<td>CE Low to Write High (Note 19)</td>
<td>23</td>
<td>170</td>
<td>23</td>
<td>170</td>
<td>23</td>
<td>Na</td>
</tr>
<tr>
<td>TWAXH</td>
<td>Write High to C/C Don't Care</td>
<td>23</td>
<td>0</td>
<td>23</td>
<td>0</td>
<td>23</td>
<td>Na</td>
</tr>
<tr>
<td>TWDOX</td>
<td>Write High to Data In Don't Care</td>
<td>23</td>
<td>0</td>
<td>23</td>
<td>0</td>
<td>23</td>
<td>Na</td>
</tr>
<tr>
<td>TWHEH</td>
<td>Write High to Count Source High (Notes 8, 10, 17)</td>
<td>23</td>
<td>400</td>
<td>23</td>
<td>400</td>
<td>23</td>
<td>Na</td>
</tr>
<tr>
<td>TWGHE</td>
<td>Write High to Gate Valid (Notes 8, 12, 17)</td>
<td>23</td>
<td>400</td>
<td>23</td>
<td>400</td>
<td>23</td>
<td>Na</td>
</tr>
<tr>
<td>TWHLR</td>
<td>Write High to Read Low (Write Recovery Time)</td>
<td>23</td>
<td>1000</td>
<td>23</td>
<td>1000</td>
<td>23</td>
<td>Na</td>
</tr>
<tr>
<td>TWHSR</td>
<td>Write High to C#/C High (Note 15)</td>
<td>23</td>
<td>0</td>
<td>23</td>
<td>0</td>
<td>23</td>
<td>Na</td>
</tr>
<tr>
<td>TWHLW</td>
<td>Write High to Write Low (Write Recovery Time)</td>
<td>23</td>
<td>1000</td>
<td>23</td>
<td>1000</td>
<td>23</td>
<td>Na</td>
</tr>
<tr>
<td>TWHYV</td>
<td>Write High to Out Valid (Note 9, 17)</td>
<td>23</td>
<td>650</td>
<td>23</td>
<td>650</td>
<td>23</td>
<td>Na</td>
</tr>
<tr>
<td>TWHUL</td>
<td>Write Low to Write High (Write Pulse Duration) (Note 16)</td>
<td>23</td>
<td>150</td>
<td>23</td>
<td>150</td>
<td>23</td>
<td>Na</td>
</tr>
</tbody>
</table>
NOTES:
1. Typical values are for $T_a = 25^\circ C$, nominal supply voltage and nominal processing parameters.
2. Test conditions assume transition times of 10ns or less, timing reference levels of 0.8V and 2.0V and output loading of one TTL gate plus 100PF, unless otherwise noted.
3. Abbreviations used for the switching parameter symbols are given as the letter 'T' followed by four or five characters. The first and third characters represent the signal names on which the measurements start and end. Signal abbreviations used are:
   A (Address) = C/D
   C (Clock) = X2
   D (Data In) = DB0-DB15
   E (Enabled counter source input) = SRC1-SRC5, GATE1-GATES, F1-F5, TCN-1
   F = FOUT
   G (Counter gate input) = GATE1-GATES, TCN-1
   O (Data Out) = DB0-DB15
   R (Read) = RD
   S (Clear Set Word) = CS
   W (Write) = WR
   Y (Output) = OUT1-OUT5

The second and fourth letters designate the reference states of the signals named in the first and third letters respectively, following the above abbreviations.

H = High
L = Low
V = Valid
X = unknown or don't care
Z = high impedance

4. Switching parameters are listed in alphabetical order.
5. Any input transition that occurs before the minimum setup requirement will be reflected in the contents read from the status register.
6. Any input transition that occurs before the minimum setup requirement will act on the counter before the execution of the operation initiated by the write. Failure to meet this setup time when issuing commands to the counter may result in incorrect counter operation.
7. Any input transition that occurs after this minimum hold time is guaranteed to not influence the contents read from the status register on the current read operation.
8. Any input transition that occurs after this minimum hold time is guaranteed to be seen by the counter as occurring after the action initiated by the write operation. Failure to meet this hold time when issuing commands to the counter may result in incorrect counter operation.
9. This parameter applies to cases where the write operation causes a change in the output bit.
10. The enabled count source is one of F1-F5, TCN-1, SRC1-SRC5 or GATE1-GATES, as selected in the applicable Counter Mode register. The timing diagram assumes the counter counts on rising source edges. The timing specifications are the same for falling-edge counting.
11. This parameter applies to edge gating (CM15-CM13 = 110 or 111) and gating when both CM7 = 1 and CM5-CM13 = 000. This parameter represents the minimum GATE pulse width needed to ensure that the pulse initiates counting or counter reloading.
12. This parameter applies to both edge and level gating (CM15-CM13 = 001 through 111) and gating when both CM7 = 1 and CM5-CM13 = 000. This parameter represents the minimum setup or hold times to ensure that the Gate input is seen at the intended level on the active source edge. Failure to meet the required setup and hold times may result in incorrect counter operation.
13. This parameter assumes that the GATENA input is unused (16-bit bus mode) or is tied high. In cases where the GATENA input is used, the timing specification must be met by both the GATE and GATENA inputs.
14. Signals F1-F5 cannot be directly monitored by the user. The phase difference between these signals will manifest itself by causing counters using two different F signals to count at different times on nominally simultaneous transitions in the F signals.
15. This timing specification assumes that CS is active whenever RD or WR are active. CS may be held active indefinitely.
16. This parameter assumes X2 is driven from an external gate with a square wave.
17. This parameter assumes that the write operation is to the command register.
APPLICATION INFORMATION

The X1 and X2 inputs can be driven with a RC network, an external TTL-level square wave, or a crystal. Figure 25 shows the suggested methods of connecting different frequency sources to the internal oscillator input.

The use of a crystal provides a highly accurate frequency source at moderate cost, and accordingly will usually be the preferred method of operation. The Am9513 is designed to use a crystal in a parallel-resonant mode. The two ceramic capacitors connecting X1 and X2 to ground ensure proper loading of the crystal. The capacitor to X2 may be an adjustable type for fine-tuning the resonant frequency for critical applications.

An RC network provides a very low cost frequency source but may exhibit large frequency variations over recommended power supply and temperature ranges. Note that there is a resistor internal to the Am9513 in parallel with any external resistance.

Initialization Procedures

The reset function in the Am9513 is accomplished in two ways: automatically during power-up and by software Master Reset command. Power-up reset circuitry is internally triggered by the rising VCC voltage when a predetermined threshold is reached. An internal flip-flop is set by the rising supply voltage and controls the reset operation. The reset flip-flop remains set until cleared by the first active Chip Select input. A reset may also be initiated by the host processor by entering the Master Reset command. This software reset is active for the duration of the command write; otherwise it performs the same function as the power-up reset.

Following either type of Reset, all five counters are disabled. 0000 is loaded into each Counter Mode register, and 0000 is loaded in the Master Mode register. This result in each counter being configured to count down in binary on the positive-going edge of the internal F1 frequency source with no repetition or gating. The Master Mode register is cleared to configure the Am9513 for an 8-bit data bus width; binary division of the internal oscillator; FOUT gated on and set to divide F1 by 16; time-of-day mode and comparators 1 and 2 disabled; and the Data Pointer increment enabled.

Reset will clear the Load and Hold registers for each counter but will not change either the counter contents or the Data Pointer register. Following a reset, the "Load All Counters" command (opcode 5F hex) should be issued to clear any counters that may be at TC. The Master Mode and Counter Mode, Load and Hold registers may now be set.

The following initialization procedure should be followed on Counters 1 and 2 when Time-of-Day mode is selected.

1. Set Time-of-Day enabled in the Master Mode register and load Counter mode registers 1 and 2.
2. If Time-of-Day is to count up, load 0000 in Load registers 1 and 2 and execute command FF43 (Load) to load this value into the counters. This step conditions the count circuitry.
3. Load the desired start time into the Load registers and execute command FF43 again.
4. For counting up, load Load registers 1 and 2 with 0000.
5. Counters 1 and 2 may now be armed.

Figure 25. Driving the X1 and X2 Inputs.