				0.51.53	REVIS	IONS		1 150	C BY	APE	ROVA	L & DAT	<u>_</u>
REV		CNI	GRE	DESCRIPT	ION	-		61		12-5-7			
A					SEC	AIA-	A WAS	1		12-5-1			
B		A18-	7, RE	NAS BU	PULS	E	J	2-2	4-76		26		
												•	
							,				,		
				••									- 1
			:										
										_			
•								•		-			
									,				
								•					
		,						* *					
													- U
													22
		•											NO. 1025
		·		,									5-00
MODEL N	o.	147			-		XT ASSY			\Box			o
FIRST US	Ε	142	T			FI	RST USE						\perp
DRAWN	нан	NAN			G	363	കര	തെ	a			•	
CHECK					CAI		COMPUTER	_	INC.				
APPD]									
APPD				7									
UNI FSS	OTHE	RWISE SPE	CIFIED	٦ ٥,٠٠٠	onede:	y	3 DTT m		n≠ ^-		0.0		
		ARE IN IN		 i			PLL TI			siati	On		
	TOLER	RANCES OF	н	SCALE		SIZE	DWG NO.		, (1)			· RI	EV.
DECIM	ALS		HGLES			A	190	25-00) I				B
xxx.				DO NOT S	CALE			_					
	74			DRAWIN					SHEET		OF	13	

28-55

1.0 GENERAL

This memo presents one approach to the recovery of information from a rotating magnetic medium.

Commonly used techniques for recording high density information are Frequency Modulation (FM) and, Modified Frequency - Modulation (MFM).

FM Writes: 1. Transition at the end of every bit cell.

2. Transition in the middle of every "one".

MFM Writes: 1. Transition in the middle of every "one".

Transition at the end of a zero if the following bit is a zero.

The advantages of these methods are numerous but the most important is the high data rate for a given bandwidth.

During play back of raw data from a disc one observes distortion and frequency variation of the data. One form of frequency variation (slow) is attributed to changes in disc speed (RPM). This change in RPM can be as high as 15% from drive to drive. Instantaneous frequency shift (fast) or "peak shift" caused by the head/disc interface is another problem to be reckoned with, when trying to recover data.

DRAWIN	RAWING NO.				
1707	17025-001				
PAGE	2	OF			


FORM F60-038 10/74

1.0 Continued

(

A 'Phase Locked Loop (PLL) is a scheme that compensates for slow frequency and phase variation and doesn't respond to fast changes, by following slow variations a PLL predicts (from a time average of a previous cell) the beginning and end of the data bit cell.

A block diagram of the PLL system is given in Fig. 1.2.1.



PLL Block Diagram

DRAWING NO. 19025-001 B

FORM F50-035 10/74

(

2.0 PHASE LOCKED SYSTEM DESCRIPTION (REF. Schematic Dwg. #15967-001)

2.1 Phase Comparator (PC)

The PC generates an error signal proportional to the phase relationship of the incomming raw data and an internal Voltage Controlled Multivibrator (VCM). The average of the error signal (pulse train) depends upon the relative phase of the Raw Data and VCM (Fig. 2.1.1). A block diagram and timing diagram for PC are given in Figs. 2.1.2 and 2.1.3.





Fig. 2.1.1 PC Characteristics

NIWARD 190	B		
PAGE	4	OF	

FORM F50-038 10/74



FORM F50-035 10/74

((OUTPUT QC+QD (FIG. 2.1.3 DRAWING NO. REV. Phase comparator timing diagram 19025-001 В PAGE FORM F50-035 10/74

2.2 Active Filter

The active filter operates between +24 to 0V (Al5) the DC output of the OP-AMP is nominally set at +15V which brings VCM to center frequency. The output is limited by CR5 and VR1 (to eliminate condition in which Al5 chokes VCM). R17 shifts the output of Al5 and adjusts the free running frequency of VCM. R21 sets the DC gain of Al5 where C8, C9, R21, and R22 determine the filter characteristics.

2.3 .VCM and Divider

The VCM is a controlled coupled multivibrator (Q3 and Q6), whose frequency is controlled by two current sources (Q4 and Q5). The center frequency is a function of R26, R33 C11, C14 and the output voltage of A15. The center frequency for the VCM is 2.0 MHz (for MFM) or 1.0 MHz (for FM*). VR5 is the reference for the current sources. CR6 and CR7 are clamping diodes, they help to shape the waveform on collectors of Q6 and Q3. The output is coupled to the frequency divider. The frequency divider (A12) is a "D" flip-flop.

Input to the frequency divider is from the V.C.M. Output of the frequency divider is applied to the P.C.

* For MFM C11=C14=100pf For FM C11=C14=200pf

DRAWIN	DRAWING NO.				
120	19025-001				
PAGE	ク	OF			

FORM F50-038 10/74


- 3.0 DATA DECODER DESCRIPTIONS (REF. Schematic Dwg. #15967-001)
- 3.1 The Data Decoder Consists of the following Segments:
 - 1. Decoder
 - 2. Missing clocks detector
 - 3. Read sync.


Two timing diagrams are presented; one for EM_(Fig. 3.1.1) and, one for MFM (Fig. 3.1.2). The timing diagram is separated for the above three segments. It should be noted that since the decoder is used for FM or MFM not all circuitry is being used for either decoding scheme selected.

It also should be noted that the read sync is extermly instrumental in steering the decoder to its correct phase relationship. The single shot multivibrator (A8) sets the data in the center of the "window" (A10-5). A8 is also used to determine the margin of the decoder.

PAGE 8 OF

FORM #50-035 10/74





INTERFACE - DATA DECODER W/PLO (Ref. Schematic Dwg. #15967-001) 4.0 4.1 CONNECTOR JJX, 60 CONTACTS Connector PN #90547-001, or connector PN 18918-001. 4.2 INTERFACE LINE DESCRIPTION 4.2.1 Power Requirements Signal Pal + 24V ± 5% (APPROX 120 mA)* 56 + 5V DC ± 5% (APPROX 500 mA) 59. 60 03, GROUND 57 *Unless otherwise specified all wires are #24 4.2.2 INPUTS *TTL LEVEL (SOURCE 7 mA) WRTCLK; 23 RDGT; TTL LEVEL (SOURCE 7 mA) 02 DATA IN; TTL LEVEL (SOURCE 14 mA) ** 08 TTL LEVEL (SOURCE 7 mA) READ SYNC; 0.0 to .8V LOW, 2.0 to 5.5V HIGH DATA IN; USE #22 AWG TWISTED WIRES SHIELDED & JACKETED PN 90962-001 08 DATA IN 03 GROUND DRAWING NO. REV. 19025-001 PAGE

- 1

4.2.3 OUTPUT SIGNAL PIN

PLO OUTPUT (For MFM) SHORT BETWEEN

26 to 30

PLO OUTPUT (For FM) SHORT BETWEEN

28 to 30

DATA; TTL LEVEL

(max SINK 50 mA)

37

CLOCK; TTL LEVEL

(max SINK 50 mA)

33

4.3 ADJUSTMENTS

R17 PLO CENTER FREQ

WINDOW MARGIN

SIGNAL DESCRIPTION (For MFM) 4.4

4.4.1 Input Signals

READ SYNC: A high level pulse (for min. 8 usec) will cause data separator to sync. to preamble of 0's for data tracking.

DATA IN: Preamble of all 0's is 500 KHz t 2.5% for

min. of 160 usec, after RDGT becomes high.

RDGT:

WRTGT

WRTGT (Read Gate applied to Fd 142) RDGT(Applied to Data Decoder. w/PLO

WRTCK: 500 KHz ± .1%

4.4.2 Output Signals

CLOCK: Pulses 500 nsec wide (Freq 500 KHz ± 3.0%)

This line is low if one bit is present and high if zero bit is present. (NRZ Form)

> DRAWING HO. REV. 13025-001 B

FORM F50-035 10-74

4.5 SIGNAL DESCRIPTION (For FM)

4.5.1 INPUT SIGNALS

READ SYNC: A high level pulse (for min 12 usec) will cause data separator to sync. To preamble of 0's for data tracking.

DATA IN: Preamble of all 0's is 250 KHz ± 2.5% for min of 500 usec after RDGT becomes high.

RDGT: See 4.4.1 RDGT

WRTCK: 500 KHz ±.1%


4.5.2 OUTPUT SIGNALS


CLOCK . Pulses dusec wide(Freq 250 KHz ± 3%) this pulse occurs simultaneously with pulses occuring on the DATA LINE

DATA/: This line is low for 1 usec if one bit is present and high if zero bit is present. CLOCK/ is used to strobe data into the controller..

DRAWING NO. 19025-001 B

FORM F50-036 10/74





This Document was scanned and contributed by:

Barry A. Watzman