#### 1/O INTERFACE

#### General Theory

As in any computer based system, the 8080 CPU must be able to communicate with devices or structures that exist outside its normal memory array. Devices like keyboards, paper tape, floppy disks, printers, displays and other control structures are used to input information into the 8080 CPU and display or store the results of the computational activity.

Probably the most important and strongest feature of the 8080 Microcomputer System is the flexibility and power of its I/O structure and the components that support it. There are many ways to structure the I/O array so that it will "fit" the total system environment to maximize efficiency and minimize component count.

The basic operation of the I/O structure can best be viewed as an array of single byte memory locations that can be Read from or Written into. The 8080 CPU has special instructions devoted to managing such transfers (IN, OUT). These instructions generally isolate memory and I/O arrays so that memory address space is not effected by the I/O structure and the general concept is that of a simple transfer to or from the Accumulator with an addressed "PORT". Another method of I/O architecture is to treat the I/O structure as part of the Memory array. This is generally referred to as "Memory Mapped I/O" and provides the designer with a powerful new "instruction set" devoted to I/O manipulation.




Figure 3-8. Memory/t/O Mapping.

#### Isolated I/O

In Figure 3-9 the system control signals, previously detailed in this chapter, are shown. This type of I/O architecture separates the memory address space from the I/O address space and uses a conceptually simple transfer to or from Accumulator technique. Such an architecture is easy to understand because I/O communicates only with the Accumulator using the IN or OUT instructions. Also because of the isolation of memory and I/O, the full address space (65K) is uneffected by I/O addressing.




Figure 3-9. Isolated I/O.

#### Memory Mapped I/O

By assigning an area of memory address space as f/O a powerful architecture can be developed that can manipulate I/O using the same instructions that are used to manipulate memory locations. Thus, a "new" instruction set is created that is devoted to I/O handling.

As shown in Figure 3-10, new control signals are generated by gating the  $\overline{\text{MEMR}}$  and  $\overline{\text{MEMW}}$  signals with A<sub>15</sub>, the most significant address bit. The new I/O control signals connect in exactly the same manner as (solated I/O, thus the system bus characteristics are unchanged.

By assigning A<sub>15</sub> as the !/O "flag", a simple method of I/O discipline is maintained:

If A 15 is a "zero" then Memory is active.

If A 15 is a "one" then I/O is active.

Other address bits can also be used for this function. A<sub>15</sub> was chosen because it is the most significant address bit so it is easier to control with software and because it still allows memory addressing of 32K.

I/O devices are still considered addressed "ports" but instead of the Accumulator as the only transfer medium any of the internal registers can be used. All instructions that could be used to operate on memory locations can be used in I/O.

#### Examples:

(Input Port to any Register) MOVr. M MOV M, r (Output any Register to Port) MVLM (Output immediate data to Port) LDA (Input to ACC) (Output from ACC to Port) STA LHLD (16 Bit Input) SHLD (16 Bit Output) ADD M (Add Port to ACC) ("AND" Port with ACC) ANA M

It is easy to see that from the list of possible "new" instructions that this type of I/O architecture could have a drastic effect on increased system throughput, it is conceptually more difficult to understand than Isolated I/O and it does limit memory address space, but Memory Mapped I/O can mean a significant increase in overall speed and at the same time reducing required program memory area.




Figure 3-10, Memory Mapped I/O.

### I/O Addressing

With both systems of I/O structure the addressing of each device can be configured to optimize efficiency and reduce component count. One method, the most common, is to decode the address bus into exclusive "chip selects" that enable the addressed I/O device, similar to generating chipselects in memory arrays.

Another method is called "linear select". In this method, instead of decoding the Address Bus, a singular bit from the bus is assigned as the exclusive enable for a specific I/O device. This method, of course, limits the number of I/O devices that can be addressed but eliminates the need for extra decoders, an important consideration in small system design.

A simple example illustrates the power of such a flexible I/O structure. The first example illustrates the format of the second byte of the IN or OUT instruction using the Isolated I/O technique. The devices used are Intel®8255 Programmable Peripheral Interface units and are linear selected. Each device has three ports and from the format it can be seen that six devices can be addressed without additional decoders.

### **EXAMPLE #1**





Figure 3-11, Isolated I/O - (Linear Select) (8255)

The second example uses Memory Mapped I/O and linear select to show how thirteen devices (8255) can be addressed without the use of extra decoders. The format shown could be the second and third bytes of the LDA or STA instructions or any other instructions used to manipulate I/O using the Memory Mapped technique.

It is easy to see that such a flexible I/O structure, that can be "tailored" to the overall system environment, provides the designer with a powerful tool to optimize efficiency and minimize component count.

#### EXAMPLE #2






Figure 3-12. Memory Mapped I/O - (Linear Select (8255)

#### I/O Interface Example

In Figure 3-16 a typical I/O system is shown that uses a variety of devices (8212, 8251 and 8255). It could be used to interface the peripherals around an intelligent CRT terminals; keyboards, display, and communication interface. Another application could be in a process controller to interface sensors, relays, and motor controls. The limitation of the application area for such a circuit is solely that of the designers imagination.

The I/O structure shown interfaces to the 8080 CPU using the bus architecture developed previously in this chapter. Either isolated or Memory Mapped techniques can be used, depending on the system I/O environment.

The 8251 provides a serial data communication interface so that the system can transmit and receive data over communication links such as telephone lines.




Figure 3-13, 8251 Format,

The two (2) 8255s provide twenty four bits each of programmable I/O data and control so that keyboards, sensors, paper tape, etc., can be interfaced to the system.




Figure 3-14. 8255 Format.

The three 8212s can be used to drive long lines or LED indicators due to their high drive capability. (15mA)




Figure 3-15. 8212 Format.

Addressing the structure is described in the formats illustrated in Figures 3-13, 3-14, 3-15. Linear Select is used so that no decoders are required thus, each device has an exclusive "enable bit".

The example shows how a powerful yet flexible I/O structure can be created using a minimum component count with devices that are all members of the 8080 Microcomputer System.




Figure 3-16. Typical I/O Interface.

A computer, no matter how sophisticated, can only do what it is "told" to do. One "tells" the computer what to do via a series of coded instructions referred to as a Program. The realm of the programmer is referred to as Software, in contrast to the Hardware that comprises the actual computer equipment. A computer's software refers to all of the programs that have been written for that computer.

When a computer is designed, the engineers provide the Central Processing Unit (CPU) with the ability to perform a particular set of operations. The CPU is designed such that a specific operation is performed when the CPU control logic decodes a particular instruction. Consequently, the operations that can be performed by a CPU define the computer's Instruction Set.

Each computer instruction allows the programmer to initiate the performance of a specific operation. All computers implement certain arithmetic operations in their instruction set, such as an instruction to add the contents of two registers. Often logical operations (e.g., OR the contents of two registers) and register operate instructions (e.g., increment a register) are included in the instruction set. A computer's instruction set will also have instructions that move data between registers, between a register and memory. and between a register and an I/O device. Most instruction sets also provide Conditional Instructions. A conditional instruction specifies an operation to be performed only if certain conditions have been met; for example, jump to a particular instruction if the result of the last operation was zero. Conditional instructions provide a program with a decision-making capability.

By logically organizing a sequence of instructions into a coherent program, the programmer can "tell" the computer to perform a very specific and useful function.

The computer, however, can only execute programs whose instructions are in a binary coded form (i.e., a series of 1's and 0's), that is called Machine Code, Because it would be extremely cumbersome to program in machine code, programming languages have been developed. There

are programs available which convert the programming language instructions into machine code that can be interpreted by the processor.

One type of programming language is Assembly Language. A unique assembly language mnemonic is assigned to each of the computer's instructions. The programmer can write a program (called the Source Program) using these mnemonics and certain operands; the source program is then converted into machine instructions (called the **Object Code**). Each assembly language instruction is converted into one machine code instruction (1 or more bytes) by an Assembler program. Assembly languages are usually machine dependent (i.e., they are usually able to run on only one type of computer).

#### THE 8080 INSTRUCTION SET

The 8080 instruction set includes five different types of instructions:

- Data Transfer Group—move data between registers or between memory and registers
- Arithmetic Group add, subtract, increment or decrement data in registers or in memory
- Logical Group AND, OR, EXCLUSIVE-OR, compare, rotate or complement data in registers or in memory
- Branch Group conditional and unconditional jump instructions, subroutine call instructions and return instructions
- Stack, I/O and Machine Control Group includes I/O instructions, as well as instructions for maintaining the stack and internal control flags.


#### Instruction and Data Formats:

Memory for the 8080 is organized into 8-bit quantities, called Bytes. Each byte has a unique 16-bit binary address corresponding to its sequential position in memory. The 8080 can directly address up to 65,536 bytes of memory, which may consist of both read-only memory (ROM) elements and random-access memory (RAM) elements (read/ write memory).

Data in the 8080 is stored in the form of 8-bit binary integers:

When a register or data word contains a binary number, it is necessary to establish the order in which the bits of the number are written. In the Intel 8080, BiT 0 is referred to as the Least Significant Bit (LSB), and BIT 7 (of an 8 bit number) is referred to as the Most Significant Bit (MSB).

The 8080 program instructions may be one, two or three bytes in length. Multiple byte instructions must be stored in successive memory locations; the address of the first byte is always used as the address of the instructions. The exact instruction format will depend on the particular operation to be executed.



#### Addressing Modes:

Often the data that is to be operated on is stored in memory. When multi-byte numeric data is used, the data, like instructions, is stored in successive memory locations, with the least significant byte first, followed by increasingly significant bytes. The 8080 has four different modes for addressing data stored in memory or in registers:

- Direct Bytes 2 and 3 of the instruction contain the exact memory address of the data item (the low-order bits of the address are in byte 2, the high-order bits in byte 3).
- Register The instruction specifies the register or register-pair in which the data is located,
- Register Indirect The instruction specifies a register-pair which contains the memory

address where the data is located (the high-order bits of the address are in the first register of the pair, the low-order bits in the second).

 Immediate — The instruction contains the data itself. This is either an 8-bit quantity or a 16-bit quantity (least significant byte first.) most significant byte second).

Unless directed by an interrupt or branch instruction, the execution of instructions proceeds through consecutively increasing memory locations. A branch instruction can specify the address of the next instruction to be executed in one of two ways:

- Direct The branch instruction contains the address of the next instruction to be executed, (Except for the 'AST' instruction, byte 2 contains the low-order address and byte 3 the high-order address.)
- Register indirect The branch instruction indicates a register-pair which contains the address of the next instruction to be executed. (The high-order bits of the address are in the first register of the pair, the low-order bits in the second.)

The RST instruction is a special one-byte call instruction (usually used during interrupt sequences). RST includes a three-bit field; program control is transferred to the instruction whose address is eight times the contents of this three-bit field.

#### Condition Flags:

There are five condition flags associated with the execution of instructions on the 8080. They are Zero, Sign. Parity, Carry, and Auxiliary Carry, and are each represented by a 1-bit register in the CPU. A flag is "set" by forcing the bit to 1; "reset" by forcing the bit to 0.

Unless indicated otherwise, when an instruction affects a flag, it affects it in the following manner:

Zero: If the result of an instruction has the value 0, this flag is set; otherwise it is reset.

Sign: If the most significant bit of the result of the operation has the value 1, this flag is set: otherwise it is reset.

If the modulo 2 sum of the bits of the re-Parity: sult of the operation is 0, (i.e., if the result has even parity), this flag is set: otherwise it is reset (i.e., if the result has odd parity).

If the instruction resulted in a carry Carry: (from addition), or a borrow (from subtraction or a comparison) out of the highorder bit, this flag is set; otherwise it is

reset.

iliary Carry: If the instruction caused a carry out
of bit 3 and into bit 4 of the resulting
value, the auxiliary carry is set; otherwise
it is reset. This flag is affected by single
precision additions, subtractions, incre-
ments, decrements, comparisons, and log-
ical operations, but is principally used
with additions and increments preceding
a DAA (Decimal Adjust Accumulator)
instruction,

#### Symbols and Abbreviations:

MEANING

Aux

SYMBOLS

The following symbols and abbreviations are used in the subsequent description of the 8080 instructions:

accumulator Register A  addr 16-bit address quantity  data 8-bit data quantity  data 16 16-bit data quantity  byte 2 The second byte of the instruction  byte 3 The third byte of the instruction  port 8-bit address of an I/O device  r,r1,r2 One of the registers A,B,C,D,E,H,L  DDD,SSS The bit pattern designating one of the registers A,B,C,D,E,H,L (DDD=destination, SSS= source):	SIMBOLS	MEMAING
data 8-bit data quantity  data 16 16-bit data quantity  byte 2 The second byte of the instruction  byte 3 The third byte of the instruction  port 8-bit address of an I/O device  r,r1,r2 One of the registers A,B,C,D,E,H,L  DDD,SSS The bit pattern designating one of the registers A,B,C,D,E,H,L (DDD=destination, SSS=	accumulator	Register A
data 16  16-bit data quantity  byte 2  The second byte of the instruction  byte 3  The third byte of the instruction  port  8-bit address of an I/O device  r,r1,r2  One of the registers A,B,C,D,E,H,L  DDD,SSS  The bit pattern designating one of the registers A,B,C,D,E,H,L (DDD=destination, SSS=	addr	16-bit address quantity
byte 2 The second byte of the instruction  byte 3 The third byte of the instruction  port 8-bit address of an I/O device  r,r1,r2 One of the registers A,B,C,D,E,H,L  DDD,SSS The bit pattern designating one of the registers A,B,C,D,E,H,L (DDD=destination, SSS=	data	8-bit data quantity
byte 3 The third byte of the instruction  port 8-bit address of an I/O device  r,r1,r2 One of the registers A,B,C,D,E,H,Ł  DDD,SSS The bit pattern designating one of the registers A,B,C,D,E,H,L (DDD=destination, SSS=	data 16	16-bit data quantity
port 8-bit address of an I/O device  r,r1,r2 One of the registers A,B,C,D,E,H,L  DDD,SSS The bit pattern designating one of the registers A,B,C,D,E,H,L (DDD=destination, SSS=	byte 2	The second byte of the instruction
r,r1,r2 One of the registers A,B,C,D,E,H,L  DDD,SSS The bit pattern designating one of the registers A,B,C,D,E,H,L (DDD=destination, SSS=	byte 3	The third byte of the instruction
DDD,SSS The bit pattern designating one of the registers A,B,C,D,E,H,L (DDD=destination, SSS=	port	8-bit address of an I/O device
ters A,B,C,D,E,H,L (DDD=destination, SSS=	r,r1,r2	One of the registers A,B,C,D,E,H,Ł
	DDD,SSS	ters A,B,C,D,E,H,L (DDD=destination, SSS=

DDD or SSS	REGISTER NAME	
111	Α	
000	В	
001	C	
010	D	
011	E	
100	н	
101	L	

rp One of the register pairs:

RP

B represents the B,C pair with B as the high-order register and C as the low-order register;

D represents the D,E pair with D as the highorder register and E as the low-order register;

H represents the H,L pair with H as the highorder register and L as the low-order register;

SP represents the 16-bit stack pointer register.

The bit pattern designating one of the register pairs B,D,H,SP:

RP	REGISTER PAIR
00	B-C
01	D-E
10	H-L
11	SP

rl	The second (low-order) register of a designated register pair.
PC	16-bit program counter register (PCH and PCL are used to refer to the high-order and low-order 8 bits respectively).
SP	16-bit stack pointer register ISPH and SPL are used to refer to the high-order and low-order 8 bits respectively).
r <sub>m</sub>	Bit m of the register r (bits are number 7 through 0 from left to right).
Z,S,P,CY,AC	The condition flags: Zero, Sign, Parity, Carry, and Auxiliary Carry, respectively.
( )	The contents of the memory location or registers enclosed in the parentheses.
-	"Is transferred to"
٨	Logical AND
^ ∀ ∨	Exclusive OR
٧	Inclusive OR
+	Addition
	Two's complement subtraction
*	Multiplication
<b>↔</b>	"Is exchanged with"
_	The one's complement (e.g., $(\overline{A})$ )
n	The restart number 0 through 7
NNN	The binary representation 000 through 111 for restart number 0 through 7 respectively.

The first (high-order) register of a designated

register pair.

### Description Format:

The following pages provide a detailed description of the instruction set of the 8080, Each instruction is described in the following manner:

- The MAC 80 assembler format, consisting of the instruction mnemonic and operand fields, is printed in BOLDFACE on the left side of the first line.
- The name of the instruction is enclosed in parenthesis on the right side of the first line.
- 3. The next line(s) contain a symbolic description of the operation of the instruction.
- This is followed by a narative description of the operation of the instruction.
- The following line(s) contain the binary fields and patterns that comprise the machine instruction.

6. The last four lines contain incidental information about the execution of the instruction. The number of machine cycles and states required to execute the instruction are listed first. If the instruction has two possible execution times, as in a Conditional Jump, both times will be listed, separated by a slash. Next, any significant data addressing modes (see Page 4-2) are listed. The last line lists any of the five Flags that are affected by the execution of the instruction.


## Data Transfer Group:

This group of instructions transfers data to and from registers and memory. Condition flags are not affected by any instruction in this group.

# MOV r1, r2 (Move Register)

(r1) - (r2)

The content of register r2 is moved to register r1.




Cycles: 1
States: 5
Addressing: register
Flags: none

# MOV r, M (Move from memory)

(r) --- ((H) (L))

The content of the memory location, whose address is in registers H and L, is moved to register r,



Cycles: 2 States: 7


Addressing: reg. indirect

Flags: none

# MOV M, r (Move to memory)

 $((H)(L)) \leftarrow (c)$ 

The content of register r is moved to the memory location whose address is in registers H and L.



Cycles: 2 States: 7


Addressing: reg, indirect

Flags: none

# MVI r, data (Move Immediate)

(r) - (byte 2)

The content of byte 2 of the instruction is moved to register r.



Cycles: 2 States: 7


Addressing: immediate

Flags: none

# MVI M, data (Move to memory immediate)

((H) (L)) - (byte 2)

The content of byte 2 of the instruction is moved to the memory location whose address is in registers H and L.



Cycles: 3 States: 10


Addressing: immed./reg. indirect

Flags: none

#### LXI rp, data 16 (Load register pair immediate)

(rh) ← (byte 3), (rl) ← (byte 2)

Byte 3 of the instruction is moved into the high-order register (rh) of the register pair rp. Byte 2 of the instruction is moved into the low-order register (rl) of the register pair rp.



Cycles: 3 States: 10


Addressing: immediate

Flags: none

LDA addr (Load Accumulator direct)

(A) - ((byte 3)(byte 2))

The content of the memory location, whose address is specified in byte 2 and byte 3 of the instruction, is moved to register A.




Cycles: 4 States: 1

States: 13
Addressing: direct
Flags: none

#### STA addr (Store Accumulator direct)

((byte 3)(byte 2)) - (A)

The content of the accumulator is moved to the memory location whose address is specified in byte 2 and byte 3 of the instruction.



Cycles: 4

States: 13 Addressing: direct


Flags: none

LHLD addr (Load H and £ direct)

(L) ← ((byte 3)(byte 2))

(H) - ((byte 3)(byte 2) + 1)

The content of the memory location, whose address is specified in byte 2 and byte 3 of the instruction, is moved to register L. The content of the memory location at the succeeding address is moved to register H.



Cycles: 5

States: 16

Addressing: direct

Flags: none


SHLD addr (Store H and L direct)

((byte 3)(byte 2)) → (L)

((byte 3)(byte 2) + 1) - (H)

The content of register L is moved to the memory location whose address is specified in byte 2 and byte 3. The content of register H is moved to the succeed-

ing memory location.



Cycles: 5


States: 16 Addressing: direct

Flags: none

#### LDAX rp (Load accumulator indirect)

(A) ← ((rp))

The content of the memory location, whose address is in the register pair rp, is moved to register A. Note: only register pairs rp=B (registers B and C) or rp=D (registers D and E) may be specified.



Cycles: 2

States: 7


Addressing: reg, indirect

Flags: none

STAX rp (Store accumulator indirect)

 $\{(rp)\} \leftarrow \{A\}$ 

The content of register A is moved to the memory location whose address is in the register pair rp, Note: only register pairs rp=8 (registers B and C) or rp=D (registers D and E) may be specified.



Cycles: 2

States: 7

Addressing: reg, indirect


Flags: none

XCHG (Exchange H and L with D and E)

 $(H) \leftarrow (D)$ 

(L) ++ (E)

The contents of registers H and L are exchanged with the contents of registers D and E.



Cycles: 1

States: 4

Addressing: register

Flags: none

### Arithmetic Group:

This group of instructions performs arithmetic operations on data in registers and memory.


Unless indicated otherwise, all instructions in this group affect the Zero, Sign, Parity, Carry, and Auxiliary Carry flags according to the standard rules.

All subtraction operations are performed via two's complement arithmetic and set the carry flag to one to indicate a borrow and clear it to indicate no borrow.

# ADD r (Add Register)

 $(A) \leftarrow (A) + (r)$ 

The content of register r is added to the content of the accumulator. The result is placed in the accumulator.



Cycles: States:

Addressing: register


Flags: Z,S,P,CY,AC

4

# ADD M (Add memory)

 $(A) \leftarrow (A) + ((H)(L))$ 

The content of the memory location whose address is contained in the H and L registers is added to the content of the accumulator. The result is placed in the accumulator.



Cycles: 2 States: 7


Addressing: reg. indirect

Flags: Z,S,P,CY,AC

# ADI data (Add immediate)

(A) - (A) + (byte 2)

The content of the second byte of the instruction is added to the content of the accumulator. The result is placed in the accumulator.



Cycles: 2


States: 7
Addressing: immediate

Flags: Z,S,P,CY,AC

# ADC r (Add Register with carry)

$$\{A\} \leftarrow \{A\} + \{r\} + \{CY\}$$

The content of register r and the content of the carry bit are added to the content of the accumulator. The result is placed in the accumulator.




Cycles: 1

States: 4

Addressing: register Flags: Z.S.P.CY.AC

# ADC M (Add memory with carry)

The content of the memory location whose address is contained in the H and L registers and the content of the CY flag are added to the accumulator. The result is placed in the accumulator.




Cycles: 2

States: 7

Addressing: reg. indirect Flags: Z,S,P,CY,AC

# ACI data (Add immediate with carry)

The content of the second byte of the instruction and the content of the CY flag are added to the contents of the accumulator. The result is placed in the accumulator.




Cycles: 2 States: 7

Addressing: immediate

Flags: Z,S,P,CY,AC

# SUB r (Subtract Register)

The content of register r is subtracted from the content of the accumulator. The result is placed in the accumulator.




Cycles: 1 States: 4

Addressing: register

Flags: Z,S,P,CY,AC

#### SUB M (Subtract memory) $(A) \leftarrow (A) - ((H)(L))$

The content of the memory location whose address is contained in the H and L registers is subtracted from the content of the accumulator. The result is placed in the accumulator.




Cycles: 2 States:

Addressing: reg. indirect

Z.S.P.CY.AC Flags:

#### SUI data (Subtract immediate)

The content of the second byte of the instruction is subtracted from the content of the accumulator. The result is placed in the accumulator.




Cycles: 2 States: 7

Addressing: immediate Z.S.P.CY.AC Flags:

#### SBB r (Subtract Register with borrow)

(A) 
$$\leftarrow$$
 (A)  $-$  (r)  $+$  (CY)

The content of register r and the content of the CY flag are both subtracted from the accumulator. The result is placed in the accumulator.



Cycles: 1


States: Addressing: register

Flags: Z.S.P.CY.AC

#### SBB M (Subtract memory with borrow)

$$(A) \longrightarrow (A) - ((H)(L)) - (CY)$$

The content of the memory location whose address is contained in the H and L registers and the content of the CY flag are both subtracted from the accumulator. The result is placed in the accumulator




Cycles: 2 States: 7

Addressing: reg. indirect Flags: Z.S.P.CY.AC

#### SBI data (Subtract immediate with borrow)

(A) 
$$\leftarrow$$
 (A) - (byte 2) - (CY)

The contents of the second byte of the instruction and the contents of the CY flag are both subtracted from the accumulator. The result is placed in the accumulator.




Cycles: 2 States: 7

Addressing: immediate Flags: Z.S.P.CY.AC

#### INR r (Increment Register)

$$(r) - (r) + 1$$

The content of register r is incremented by one. Note: All condition flags except CY are affected.




States: 5 Addressing: register Flags: Z,S,P,AC

#### INR M (Increment memory)

$$((H)(L)) \leftarrow ((H)(L)) + 1$$

The content of the memory location whose address is contained in the H and L registers is incremented by one. Note: All condition flags except CY are affected.




Cycles: 3 States: 10

Addressing: rea, indirect Flags: Z,S,P,AC

#### DCR r (Decrement Register)

(r) 
$$\leftarrow$$
 (r)  $-1$ 

The content of register r is decremented by one. Note: All condition flags except CY are affected.




Cycles: 1 5 States:

Addressing: register Flags: Z,S,P,AC

(Decrement memory) DCR M

((H) (L) ← ((H) (L)) = 1

The content of the memory location whose address is contained in the H and L registers is decremented by one, Note: All condition flags except CY are affected.



Cycles:

3 10

States:

Addressing: reg, indirect


> Flags: Z.S.P.AC

INX rp

(Increment register pair)

(rh) (rl) - (rh) (rl) + 1

The content of the register pair rp is incremented by one. Note: No condition flags are affected,




States:

Addressing: register Flags: none

DCX rp (Decrement register pair)

(rh) (rt)  $\leftarrow$  (rh) (rt) - 1

The content of the register pair rp is decremented by one, Note: No condition flags are affected.



1 States:


Addressing: register

> Flags: none

DAD rp (Add register pair to H and L)

(H) (L) ← (H) (L) + (rh) (rl)

The content of the register pair rp is added to the content of the register pair H and L. The result is placed in the register pair H and L. Note: Only the CY flag is affected. It is set if there is a carry out of the double precision add; otherwise it is reset.



Cycles:

States: 10


Addressing: register

Flags: CY DAA (Decimal Adjust Accumulator)

The eight-bit number in the accumulator is adjusted to form two four-bit Binary-Coded-Decimal digits by the following process:

- If the value of the least significant 4 bits of the accumulator is greater than 9 or if the AC flag is set, 6 is added to the accumulator.
- 2. If the value of the most significant 4 bits of the accumulator is now greater than 9, or if the CY flag is set, 6 is added to the most significant 4 bits of the accumulator.

NOTE: All flags are affected.



Cycles: 1

States: 4

Flags: Z.S.P.CY.AC

# Logical Group:


This group of instructions performs logical (Boolean) operations on data in registers and memory and on condition flags.

Unless indicated otherwise, all instructions in this group affect the Zero, Sign, Parity, Auxiliary Carry, and Carry flags according to the standard rules,

ANA r (AND Register)

(A) ← (A) ∧ (r)

The content of register r is logically anded with the content of the accumulator. The result is placed in the accumulator. The CY flag is cleared.



Cycles: 1

States: 4


Addressing: register

> Flags: Z.S.P.CY.AC

ANA M (AND memory)

(A) ← (A) ∧ ((H) (L))

The contents of the memory location whose address is contained in the H and L registers is logically anded with the content of the accumulator. The result is placed in the accumulator. The CY flag is cleared.



Cycles: 2

States:


Addressing: rea, indirect

> Flags: Z,S,P,CY,AC

ANI data (AND immediate)

(A) ← (A) ∧ (byte 2)

The content of the second byte of the instruction is logically anded with the contents of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.




Cycles: 2 States: 7

Addressing: immediate Flags: Z.S.P.CY.AC

## XRA r (Exclusive OR Register)

(A) ← (A) ∀ (r)

The content of register r is exclusive-or'd with the content of the accumulator. The result is placed to the accumulator. The CY and AC flags are cleared.




Cycles: 1
States: 4
Addressing: register
Flags: Z.S.P.CY.AC

# XRA M (Exclusive OR Memory)

(A)  $\longleftarrow$  (A)  $\forall$   $\{(H)(L)\}$ 

The content of the memory location whose address is contained in the H and L registers is exclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.



Cycles: 2 States: 7


Addressing: reg, indirect

Flags: Z,S,P,CY,AC

# XRI data (Exclusive OR immediate)

(A) ← (A) ∀ (byte 2)

The content of the second byte of the instruction is exclusive-QR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.




Cycles: 2 States: 7

Addressing: immediate Flags: Z,S,P,CY,AC

#### ORAr (OR Register)

(A) - (A) V (r)

The content of register r is inclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.




Cycles: 1
States: 4
Addressing: register
Flags: Z,S,P,CY,AC

#### ORAM (OR memory)

(A) ← (A) V ((H) (L))

The content of the memory location whose address is contained in the H and L registers is inclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.




Cycles: 2 States: 7

Addressing: reg. indirect Flags: Z,S,P,CY,AC

#### ORI data (OR Immediate)

(A) ← (A) V (byte 2)

The content of the second byte of the instruction is inclusive OR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.




Cycles: 2 States: 7

Addressing: immediate Flags: Z.S.P.CY.AC

#### CMP r (Compare Register)

(A) = (c)

The content of register r is subtracted from the accumulator. The accumulator remains unchanged. The condition flags are set as a result of the subtraction. The Z flag is set to 1 if (A) = (r). The CY flag is set to 1 if (A) < (r).




Cycles: 1
States: 4
Addressing: register

Flags: Z,S,P,CY,AC

#### CMP M (Compare memory)

(A) = ((H) (L))

The content of the memory location whose address is contained in the H and L registers is subtracted from the accumulator. The accumulator remains unchanged. The condition flags are set as a result of the subtraction. The Z flag is set to 1 if (A) = ((H) (L)). The CY flag is set to 1 if (A) < ((H) (L)).




Cycles: 2 States:

Addressing: reg. indirect Flags: Z.S.P.CY.AC

#### CPI data (Compare immediate)

(A) — (byte 2)

The content of the second byte of the instruction is subtracted from the accumulator. The condition flags are set by the result of the subtraction. The Z flag is set to 1 if (A) = (byte 2). The CY flag is set to 1 if  $(A) \le (byte 2)$ .



2 Cycles: States:


Addressing: immediate Flags: Z,S,P,CY,AC

#### RLC (Rotate left)

 $(A_{n+1}) - (A_n) : (A_0) - (A_7)$ 

(CY) - (A7)

The content of the accumulator is rotated left one position. The low order bit and the CY flag are both set to the value shifted out of the high order bit position. Only the CY flag is affected.




Cycles: States: Flags: CY

#### RRC (Rotate right)

 $(A_n) \leftarrow (A_{n-1}) ; (A_7) \leftarrow (A_0)$ (CY) - (A<sub>0</sub>)

The content of the accumulator is rotated right one position. The high order bit and the CY flag are both set to the value shifted out of the low order bit position, Only the CY flag is affected.




Cycles: States: Flags: CY

#### RAL (Rotate left through carry)

$$(A_{n+1}) \leftarrow (A_n) : (CY) \leftarrow (A_7)$$
  
 $(A_0) \leftarrow (CY)$ 

The content of the accumulator is rotated left one position through the CY flag. The low order bit is set equal to the CY flag and the CY flag is set to the value shifted out of the high order bit. Only the CY flag is affected.




Cycles: States: Flags: CY

#### RAR (Rotate right through carry)

$$(A_n) \leftarrow (A_{n+1})$$
;  $(CY) \leftarrow (A_0)$   
 $(A_7) \leftarrow (CY)$ 

The content of the accumulator is rotated right one position through the CY flag. The high order bit is set to the CY flag and the CY flag is set to the value shifted out of the low order bit. Only the CY flag is affected.




Cycles: States: Flags: CY

#### CMA (Complement accumulator)

(A) --- (A)

The contents of the accumulator are complemented (zero bits become 1, one bits become 0). No flags are affected.




Cycles: 1 States: Flags: none CMC

(Complement carry)

 $(CY) \leftarrow (\overline{CY})$ 

The CY flag is complemented. No other flags are affected.



Cycles: 1 States: 4 Flags: CY

STC (Set carry)
(CY) - 1

The CY flag is set to 1. No other flags are affected.



Cycles: 1 States: 4 Flags: CY

### Branch Group:

This group of instructions after normal sequential program flow.

Condition flags are not affected by any instruction in this group.

The two types of branch instructions are unconditional and conditional. Unconditional transfers simply perform the specified operation on register PC (the program counter). Conditional transfers examine the status of one of the four processor flags to determine if the specified branch is to be executed. The conditions that may be specified are as follows:


CON	DITION	CCC
ΝZ	— not zero (Z = 0)	000
Z	<ul><li>zero (Z = 1)</li></ul>	001
NC	— no carry (CY = 0)	010
С	— carry (CY = 1)	011
PO	<ul><li>parity odd (P = 0)</li></ul>	100
PΕ	<ul><li>— parity even (P ≈ 1)</li></ul>	101
P	— plus (5 = 0)	110
M	- minus (S = 1)	111

JMP addr (Jump)

(PC) ← (byte 3) (byte 2)

Control is transferred to the instruction whose ad-

dress is specified in byte 3 and byte 2 of the current instruction.



Cycles: 3 States: 10


Addressing: immediate

Jeondition addr (Conditional jump)

If (CCC),

(PC) ← (byte 3) (byte 2)

If the specified condition is true, control is transferred to the instruction whose address is specified in byte 3 and byte 2 of the current instruction; otherwise, control continues sequentially.



Cycles: 3 States: 10

Addressing: immediate Flags: none

CALL addr (Call)


((SP) = 1) → (PCH)

((SP) = 2) ← (PCL)

(SP) ← (SP) = 2

(PC) ← (byte 3) (byte 2)

The high-order eight bits of the next instruction address are moved to the memory location whose address is one less than the content of register SP. The low-order eight bits of the next instruction address are moved to the memory location whose address is two less than the content of register SP. The content of register SP is decremented by 2. Control is transferred to the instruction whose address is specified in byte 3 and byte 2 of the current instruction.



Cycles: 5 States: 17

Addressing: immediate/reg, indirect

Flags: none


# Condition addr (Condition call) If (CCC), ((SP) = 1) ← (PCH)

((SP) = 1) ← (PCH) ((SP) = 2) ← (PCL)

(SP) ← (SP) - 2

(PC) → (byte 3) (byte 2)

If the specified condition is true, the actions specified in the CALL instruction (see above) are performed; otherwise, control continues sequentially.




Cycles: 3/5 States: 11/17

Addressing: immediate/reg. indirect

Flags: none

#### 

The content of the memory location whose address is specified in register SP is moved to the low-order eight bits of register PC. The content of the memory location whose address is one more than the content of register SP is moved to the high-order eight bits of register PC. The content of register SP is incremented by 2.



Cycles: 3 States: 10


Addressing: reg, indirect

Flags: none

Rcondition (Conditional return)
If (CCC)
(PCL) - ((SP))

(PCH) → ((SP) + 1) (SP) → (SP) + 2

If the specified condition is true, the actions specified in the RET instruction (see above) are performed; otherwise, control continues sequentially.




Cycles: 1/3 States: 5/11

Addressing: reg. indirect

Flags: none

RST n (Restart) ((SP) = 1) ---- (PCH) ((SP) = 2) ---- (PCL) (SP) ---- (SP) = 2 (PC) ---- 8 \* (NNN)


The high-order eight bits of the next instruction address are moved to the memory location whose address is one less than the content of register SP. The low-order eight bits of the next instruction address are moved to the memory location whose address is two less than the content of register SP. The content of register SP is decremented by two. Control is transferred to the instruction whose address is eight times the content of NNN.



Cycles: 3 States: 11

Addressing: reg. indirect

Flags: none




Program Counter After Restart

PCHL (Jump H and L indirect — move H and L to PC) (PCH) ← (H)

(PCL) + (L)

The content of register H is moved to the high-order eight bits of register PC. The content of register L is moved to the low-order eight bits of register PC.



Cycles: 1
States: 5
Addressing: register
Flags: none

## Stack, I/O, and Machine Control Group:

This group of instructions performs I/O, manipulates the Stack, and alters internal control flags.

Unless otherwise specified, condition flags are not affected by any instructions in this group.

D <sub>7</sub>	06	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D,	$D_{\mathbf{G}}$
s	z	0	AC	0	Р	1	ÇY


FLAG WORD

The content of the high-order register of register pair rp is moved to the memory location whose address is one less than the content of register SP. The content of the low-order register of register pair rp is moved to the memory location whose address is two less than the content of register SP. The content of register SP is decremented by 2. Note: Register pair rp = SP may not be specified.

1	1	R	P	0	1	1 0	1
			: 3				

Cycles: 3 States: 11

Addressing: reg. indirect Flags: none



The content of register A is moved to the memory location whose address is one less than register SP. The contents of the condition flags are assembled into a processor status word and the word is moved to the memory location whose address is two less than the content of register SP. The content of register SP is decremented by two.

	1 1	1 1	0 1	0	1
--	-----	-----	-----	---	---

Cycles: 3 States: 11

Addressing: reg. indirect

POP rp	(Pop)
(rl)	((SP))
(rh)	{(SP) + 1}
(SP)	(SP) + 2

The content of the memory location, whose address is specified by the content of register SP, is moved to the low-order register of register pair rp. The content of the memory location, whose address is one more than the content of register SP, is moved to the high-order register of register pair rp. The content of register SP is incremented by 2. Note: Register pair rp = SP may not be specified.


1	1	R	P	0	0	0	1
	•	•		•			

Cycles: 3 States: 10

Addressing: reg. indirect

POP PSW (Pop processor status word)
(CY) ← ((SP))<sub>0</sub>
(P) ← ((SP))<sub>2</sub>
(AC) ← ((SP))<sub>4</sub>
(Z) ← ((SP))<sub>6</sub>
(S) ← ((SP))<sub>7</sub>
(A) ← ((SP) + 1)
(SP) ← (SP) + 2

The content of the memory location whose address is specified by the content of register SP is used to restore the condition flags. The content of the memory location whose address is one more than the content of register SP is moved to register A. The content of register SP is incremented by 2.



Cycles: 3 States: 10


Addressing: reg. indirect Flags: Z,S,P,CY,AC XTHL

(Exchange stack top with H and L)

(L) --- ((SP))

(H) -- ((SP) + 1)

The content of the L register is exchanged with the content of the memory location whose address is specified by the content of register SP. The content of the H register is exchanged with the content of the memory location whose address is one more than the content of register SP.



Cycles: 5

States: 18

Addressing: reg. indirect


Flags: none

SPHL

(Move HL to SP)

(SP) + (H) (L)

The contents of registers H and L (16 bits) are moved to register SP.



Cycles: 1

States: 5

States.

Addressing: register


Flags: none

IN port (Input)

(A) → {data}.

The data placed on the eight bit bi-directional data bus by the specified port is moved to register A.

3



Cycles:

States: 10

Addressing: direct


Flags: none

OUT port

(Output)

(data) ← (A)

The content of register A is placed on the eight bit bi-directional data bus for transmission to the specified port.



Cycles:

3

States:


es: 10 na: direct

Addressing: dir

Flags: none

#### Ei (Enable interrupts)

The interrupt system is enabled following the execution of the next instruction.




Cycles: 1

States: 4

Flags: none

#### DI (Disable interrupts)

The interrupt system is disabled immediately following the execution of the DI instruction.




Cycles: 1

States: 4

Flags: none

# HLT (Halt)

The processor is stopped. The registers and flags are unaffected.




Cycles: 1

States: 7

Flags: none

#### NOP (No op)

No operation is performed. The registers and flags are unaffected.



Cycles: 1

States: 4

Flags: none

#### INSTRUCTION SET

#### Summary of Processor Instructions

				Inst	ructi	an C	o de	ı		Clack .					Inst	t u Çtir	on C	ode .			Clock 2
Meamonic	Description	D <sub>7</sub>	06	05	Dd	D;	02	D	, D <sub>U</sub>	Cycles	Mnemonic	Description	0,	06	05	04	03	0,	D	, Deg	€ycles
MDV	Move register to legister	g	1	0	D	٥	s	s	s	5	AZ	Return on Zerg	1	1	9		,	D	ç	j -	5 11
MDV M	Move register to memory	č	i	ĭ	1	D	Š	Š	s	ī	RNZ	Réturn an na zera	i.	i.	é	-	å	Ď	ć	2	5 11
MOV: M	♥ave memary to register	2	1	a	D	D	ī	1	Ď	ī	<b>н</b> Р	Return on positive	i.	1	í	- 7	1	Đ	ò	2	5 11
H <sub>E</sub> T	Hair	Ü	i.	1	1	Ö	1	Ť	ō	1	RM	Peturn on minus	i	i	- ;		·	Ď	ě		5 ! 1
WVII	Move immediate register	3	q	0	0	Ď	4	!	ō.	7	RPE	Return on panny even	i.	i.		-		Ď	Ē	á	5.11
WVI M	Move immediate memory	2	0	1	1	ŋ	1	ł	3	I D	HPD	Return on parity odd	i.	1		-	6	Ō	:	5	5 11
WRI	: crement régislés	0	c	t]	П	D	5	D	G		RST	Restari	- 1	1	A	5	Ą	1		:	11
CCAr	Decrement register	2	0	.1	מ	Ü	1	0	1	5	18	traut	- 1	1	9			U			10
YR M	Intriment memory	U	0	1	1	0	i	0	2	:0	TC 0	3.4501	- 1	1	- :	:	9	D			10
JUR M	Decrement memory	U	Ď	-1	1	Π	1	D	1	: 0	( ×1 8	Load immediate register	:	۵	ē	2	9	٥	1	-	10
40D7	Acd register to A		D	Ģ.	0	Û	3	5	5	4		Pair 8 8 C									
ADDI	And register to A with carry	1	9	G	ū	1	S	2	S		.x o	Load immediate register	- 0	g	G	,	2	6	(	1	:0
SUB	Subtract register from A	1	D	ö	1	0	5	5	5	1		Pair 0 & E									
1882	Submediregister from A with borrow	1	0	3	1	1	S	S	S	+	ľ XI H	Load immediate register Pair H & (	2	C	1	:	)	D	2	-	10
ANA r	And register with A	1	0	-1	0	û	9	S	S	4	LXI SP	Licad immediate stack pointer	0	0	1		ŋ	9	٥	7	10
ARA 1	Exclusive Or register with A	1	D	1	0	-1	5	5	3	4	PUSH B	Push register Pair 8 8 C an	1	ī	ò	-	0	1	ç	1	11
O F.A.r	Or register with A	1	0	-1	1	ũ	S	S	S	:	*	srack			-	-	-		-		
ÇMP r	Compare register with A	1		-1	1	1	\$	5	5	4	PUSH 0	Prish register Pair O & £ on	:	1	0		0	1	5	1	11
ADO M	Add memory to A	1	0	e	0	0	1	1	0	- (		stack			-			-	-		
ADC M	Add memory to A with carry	1	ù	6	0	1	1	1	D	I .	PUSH R	Posh register Pan H & L on	- 1	1	1	2	0	1	0	1	11
SUB M	Subtract memory from A	1	0	9	- 1	0	7	1	9	7		stack									
588 <b>M</b>	Subtract memory from A with buttons	- 1	0	Ð	ı	1	1	1	n	;	PUSH PSW	Push A and Flags on stack	1	1	1	1	0	1	0	1	11
AMAM	And memory with A	- 1	ŋ	1	0	a	1	1	a	1	POP8	Progregister pair B & C off		1	9	5	ŋ	D	ŋ	•	10
XPA W	Exclusive Or memory with A	- 1	0	1	0	1	1	1	U	1		tack			,	•	,				
BRAM	Or memory with 4	- 1	ū	1	- 1	4	1	1	a	1	POP 0	Pog register gan D.R.E. alf	- 1	1	7		a	0	Ò	1	16
C MP M	Compare memory with A	- 1	0	1	- 1	-1	-1	1	0	1		Mack					-	-	-		
ADI	And immediate to A	- 1	1	0	0	-	-1	-1	Π	1	POP H	Pop register som H & s. n.l.		1		1	a	0	9	1	10
ACI	Allow A or aredamin bbA		1	n.	Ð	•	- 1	-1	0	1		Mack									-
	GP5										POP PSW	Pop A and Flags	1	1	:		3	0	0	:	10
ZUI	Submack invined are from A	- 1	-1	η	- 1	Π	1	- 1		7		elf stack									
581	Subtract immediate from A		•	9	1	- 1		1	0		STA	Store Althrect	D.	0			-	0	1	-	13
	A-th dorraw										LDA	Enad Airlinest	0	0				0	1	-	13
451	And immediate with A	1	1	- 1	u	IJ		,	9	1	× () + ( )	Exchange D & €, M & L	1	1		- :	- 1	0	•		4
A 31	Exclusive Orlimmed at+ with	1	1	- 1	- 0	1	•	1	0			Fley Mers									
	<u> a</u>										XTHI	Exercise top of stack H. R. L.	- 1	1			2	D			18
0 P :	Sr. Inmediate with A	1	1		1	3	1	١	0	1	SPHL	H& L to stack pointer	- 1	- 1		•		ū	Ξ		5
521	Compare immediate with A	- 1	1	Ċ	1	!		- 1	0	- 1	PUHL	H.S. L. in program counter	1	1		1		9	5		Ē
94C	Porate A tels	0	0	0		2	÷	1	1	•	JADB	A4d 5 & C to H & c	9	С	- :	-	:	ß	-		13
-	Pittare Airight	- :	a	а	D	Ċ		- 1	ı	<u> -</u>	0 A D D	Add D & E to M & L		J	Ş	•		5	ξ	1	10
RAL	Aprare A left through carry	- 3	9	0	- 3	9	- 1	- 1	!	•	3 A D 4	Add H & L to H & L	0	٥	:	2	1	0	-		15
AAR	Actate A right through	9	0	0	1	- )	:	- 1	- 1	1	0 A O SP	Add stack pointer to H & c	3	5	1		:	0	5		10
JWP	Carry			_							BXATE	State A indirect	û	0	Ð	5	ŋ	۵	1	3	,
	,,≁p oicenditionai			Ç	0	0	0	- !	!	10	STAX D	Store A indirect	5	÷,	0	•	9	0	•	3	7
iC uuc	Sumplan carry	1		5	- !	1	0	1	9	ID.	LOAXB	Load A indirect	0	Ð	G	0	- 1	0	1	:	1
;NC	IL TO OR NO CORTY	1	1	9	1	a	0	1	2	10	LDAX D	Load A indirect	0	3	0	•	1	C	1	3	7
.Z :NZ	.c. mp an zero	1	1	D	9	1	0	1	0	10	INXB	increment 8 & Cregisters		0	C	3	3	G	,		5
	24 TO 31 NO 1840	1	1	Ò	g	0	0	1	Ď	.0	INXID	norament D& Eregisters	Ď	Ď	û	1	2	Ç			5
.P .M	Jump an pasitive	1	1		- 1	÷	0	1	0	.0	INXH	norement H & Livegisters	0	D		2	3	G			5
JM JPE	Jump no minus	1	1	1	2	-!	0	1	0	10	INX SP	increment stack pointer	D	Û	- 1	•	3	0	•		5
	Joing on parity even	1	1	1	0	1	0	1	0	:0	DC×8	Decrement B & C	0	0	:	2	- 1	g.	:	•	5
∌PO	Jump on parity odd		1	1	Ď	0	0	1	0	13	DCX 0	Decrement D & E	0	0	:	•	- 1	0	- 1		5
CALL	Ca-I unconditional	!	1	0	0	1	- 1	0	1	17	OCX H	Decrement H & L	0	0	- 5	9	!	g		-	5
CC	Call on carry	!	1	0		1	!	0	0	11 17	DCX \$P	Degrement stack pointer	0	Ō	:	1	- 1	0	,		5
CNC	Calloning carry	ŀ		0	1	0	!	G	0	11 17	CMA	Cumplement A	0	0		2	- 1	1	1		4
CZ	Cail on zero	- [	1	0	0	1	- !	0	0	11 17	210	Set parry	0	0	1	•	;	1	•		4
CN2 SP	Ce! an no zera	!	- 1	Q	0	0	1	0	G.	31.17	CMC	Complement carry	g	0		1	- 1	1	1	•	4
CM	Call on positive	•	- !	1	1	0		0	0	11/17	CAA	Decime adjust A	0	0	١	- 3	3	- 1	1	•	4
CPE	Call on minus	1	- 1	- 1	1	1	1	0	•	11.17	SHLD	Store # & L direct	0	đ	1	Ĉ	0	a	1	:	16
CPE CPO	Call on parity even		1	1	0	1	1	Ò	0	11/17	PALD	Load H & L direct	a	Ü	•	2	•	0	1	:	16
RET	Call on parity odd	:		1	0	0	1	0	9	11/17	Εi	Enable Interrupts		1	1	1	•	0	:		4
RC RC	Reluen	!	:	0	0	1	0	0	ŧ	10	DΙ	Orsable interrupt	- 1	- 1	3		Ð	0	- 1	•	4
ANC	Rejust on carry	1	1	0	1	1	0	0	0	5:11	NOP	Na-aperation	3	٥	0	÷	Ş	3	:	;	4
	Reluin on no carry	1	1	0	1	g	0	0	0	5-11											

NOTES. 1. DOD or SSS - 000 B = 001 C = 010 D = 011 E = 100 H  $\div$  101 L = 110 Memory = 111 A.

<sup>2.</sup> Two possible cycle times, (5/11) indicate instruction cycles dependent on condition flags.


# CHAPTERS MCS-80 NCS-80NENT FAMILY COMPONENT FAMILY

CPU	l Group	
8	3224 Clock Generator,	5-1
	3228 System Controller , , , ,	5-7
	3080A Central Processor	5-13
8	3080A-1 Central Processor (1.3µs)	5-20
8	3080A-2 Central Processor (1.5µs)	5-24
N.	M8D80A Central Processor (-55° to +125°C) ,	5-29
RO	Ms .	
8	3702A Erasable PROM (256 x 8)	5-37
8	3708/8704 Erasable PROM (1K x 8)	5-45
8	3302 Mask ROM (256 x 8)	5-51
	3308 Mask ROM (1K x 8)	5-59
8	3316A Mask ROM (2K x 8)	5-61
RAI	Ms	
8	3101-2 Static RAM (256 x 4)	5-67
8	3111-2 Static RAM (256 x 4)	5-71
8	3102-2 Static RAM (1K x 1)	5-7
8	3102A-4 Static RAM (1K x 1)	5-79
8	31078-4 Dynamic RAM (4K x 1)	5-83
5	5101 Static CMOS RAM (256 x 4)	5-9
8	3210 Dynamic RAM Driver	5-9
8	3222 Dynamic RAM Refresh Controller	5-99
I/O		
8	8212 8-Bit I/O Port	5-10
	B255 Programmable Peripheral Interface	5-113
8	8251 Programmable Communication Interface	5-13
	ipherals	
	8205 One of Eight Decoder	5-14
8	8214 Priority Interrupt Control Unit	5-15
8	9216/8226 4-Bit Bi-Directional Bus Driver	5-16
	ning Soon	
8	8253 Programmable Interval Timer	5-169
	8257 Programmable DMA Controller	5-17
8	8259 Programmable Interrupt Controller	5-17

Microcomputer tems

# **CPU** Group

8224 8080A-1 8228 8080A-2 8080A M8080-A





# Schottky Bipolar 8224

# CLOCK GENERATOR AND DRIVER FOR 8080A CPU

- Single Chip Clock Generator/Driver for 8080A CPU
- Power-Up Reset for CPU
- Ready Synchronizing Flip-Flop
- Advanced Status Strobe


- Oscillator Output for External System Timing
- Crystal Controlled for Stable System Operation
- Reduces System Package Count

The 8224 is a single chip clock generator/driver for the 8080A CPU. It is controlled by a crystal, selected by the designer, to meet a variety of system speed requirements.


Also included are circuits to provide power-up reset, advance status strobe and synchronization of ready.

The 8224 provides the designer with a significant reduction of packages used to generate clocks and timing for 8080A.

#### PIN CONFIGURATION



#### **BLOCK DIAGRAM**



#### **PIN NAMES**

RESIN	RESET INPUT
PESET	RESET OUTFUT
ROYIN	READY INPUT
READY	READY OUTPUT
2AMC	SYNC INPUT
STSTE	STATUS STB (ACTIVE LOW)
ėτ	8000
92	CLOCKS

XTAL 1	CONNECTIONS
XTAL 2	FOR CRYSTAL
TANK	USED WITH OVERTONE XTAL
osc	OSCILLATOR OUTPUT
\$2 (TTL)	92 CLK (TTL LEVEL)
Vcc	+1/
V <sub>DD</sub>	+127
GND	- av

#### **FUNCTIONAL DESCRIPTION**

#### General

The 8224 is a single chip Clock Generator/Driver for the 8080A CPU. It contains a crystal-controlled oscillator, a "divide by nine" counter, two high-level drivers and several auxiliary logic functions.

#### Oscillator

The oscillator circuit derives its basic operating frequency from an external, series resonant, fundamental mode crystal. Two inputs are provided for the crystal connections (XTAL1, XTAL2).

The selection of the external crystal frequency depends mainly on the speed at which the 8080A is to be run at. Basically, the oscillator operates at 9 times the desired processor speed.

A simple formula to quide the crystal selection is:

Crystal Frequency =  $\frac{1}{t_{CY}}$  times 9

Example 1: (500ns toy)

2mHz times 9 = 18mHz\*

Example 2: (800ns toy)

1.25mHz times 9 = 11.25mHz

Another input to the oscillator is TANK. This input allows the use overtone mode crystals. This type of crystal generally has much lower "gain" than the fundamental type so an external LC network is necessary to provide the additional "gain" for proper oscillator operation. The external LC network is connected to the TANK input and is AC coupled to ground. See Figure 4.

The formula for the LC network is:

$$F = \frac{1}{2\pi \sqrt{LC}}$$

The output of the oscillator is buffered and brought out on OSC (pin 12) so that other system timing signals can be derived from this stable, crystal-controlled source.

"When using crystals above 10mHz a small amount of frequency "trimming" may be necessary to produce the exact desired frequency. The addition of a small selected capacitance (3pF - 10pF) in series with the crystal will accomplish this function.


# **Clock Generator**


The Clock Generator consists of a synchronous "divide by nine" counter and the associated decode gating to create the waveforms of the two 8080A clocks and auxiliary timing signals.

The waveforms generated by the decode gating follow a simple 2-5-2 digital pattern. See Figure 2. The clocks generated; phase 1 and phase 2, can best be thought of as consisting of "units" based on the oscillator frequency. Assume that one "unit" equals the period of the oscillator frequency. By multiplying the number of "units" that are contained in a pulse width or delay, times the period of the oscillator frequency, the approximate time in nanoseconds can be derived.

The outputs of the clock generator are connected to two high level drivers for direct interface to the 8080A CPU, A TTL level phase 2 is also brought out  $\phi_2$  (TTL) for external timing purposes. It is especially useful in DMA dependant activities. This signal is used to gate the requesting device onto the bus once the 8080A CPU issues the Hold Acknowledgement (HLDA).

Several other signals are also generated internally so that optimum timing of the auxiliary flip-flops and status strobe (STSTB) is achieved.





# STSTB (Status Strobe)


At the beginning of each machine cycle the 8080A CPU issues status information on its data bus. This information tells what type of action will take place during that machine cycle. By bringing in the SYNC signal from the CPU, and gating it with an internal timing signal ( $\phi$ 1A), an active low strobe can be derived that occurs at the start of each machine cycle at the earliest possible moment that status data is stable on the bus. The STSTB signal connects directly to the 8228 System Controller.

The power-on Reset also generates STSTB, but of course, for a longer period of time. This feature allows the 8228 to be automatically reset without additional pins devoted for this function.

# Power-On Reset and Ready Flip-Flops


A common function in 8080A Microcomputer systems is the generation of an automatic system reset and start-up upon initial power-on. The 8224 has a built in feature to accomplish this feature.

An external RC network is connected to the RESIN input. The slow transition of the power supply rise is sensed by an internal Schmitt Trigger. This circuit converts the slow transition into a clean, fast edge when its input level reaches a predetermined value. The output of the Schmitt Trigger is connected to a "D" type flip-flop that is clocked with  $\phi$ 2D (an internal timing signal). The flip-flop is synchronously reset and an active high level that complies with the 8080A input spec is generated. For manual switch type system Reset circuits, an active low switch closing can be connected to the RESIN input in addition to the power-on RC netnetwork.



The READY input to the 8080A CPU has certain timing specifications such as "set-up and hold" thus, an external synchronizing flip-flop is required. The 8224 has this feature built-in. The RDYIN input presents the asynchronous "wait request" to the "D" type flip-flop. By clocking the flip-flop with  $\phi$ 2D, a synchronized READY signal at the correct input level, can be connected directly to the 8080A.

The reason for requiring an external flip-flop to synchronize the "wait request" rather than internally in the 8080 CPU is that due to the relatively long delays of MOS logic such an implementation would "rob" the designer of about 200ns during the time his logic is determining if a "wait" is necessary. An external bipolar circuit built into the clock generator eliminates most of this delay and has no effect on component count.



#### D.C. Characteristics

 $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ;  $V_{CC} = +5.0V \pm 5\%$ ;  $V_{DD} = +12V \pm 5\%$ .

	Parameter	Limits				
Symbol		Min.	Тур.	Max.	Units	Test Conditions
iϝ	Input Current Loading			25	mA	V <sub>F</sub> = .45V
l <sub>A</sub>	Input Leakage Current			10	μА	V <sub>R</sub> = 5.25V
Vc	Input Forward Clamp Voltage			1.0	V	l <sub>C</sub> = -5mA
VIL	Input "Low" Voltage			.8	V	V <sub>CC</sub> = 5.0V
V <sub>IH</sub>	Input "High" Voltage	2.6 2.0			V	Reset Input All Other Inputs
VIH-VIL	REDIN Input Hysteresis	.25			mV	V <sub>CC</sub> = 5.0V
Vol	Output "Low" Voltage			.45 .45	V	$\langle \phi_1, \phi_2 \rangle$ , Ready, Reset, STSTB $I_{OL} = 2.5$ mA All Other Outputs $I_{OL} = 15$ mA
Vон	Output "High" Voltage  \$\delta_1  \phi_2 READY, RESET All Other Outputs	9.4 3.6 2.4			V V	I <sub>OH</sub> = -100μA I <sub>OH</sub> = -100μA I <sub>OH</sub> = -1mA
I <sub>SC</sub> [1]	Output Short Circuit Current (All Low Voltage Outputs Only)	-10		-60	mA	V <sub>O</sub> = 0V V <sub>CC</sub> = 5.0V
lcc	Power Supply Current			115	mA	
I <sub>DD</sub>	Power Supply Current			12	mA	

Note: 1. Caution,  $\phi_1$  and  $\phi_2$  output drivers do not have short circuit protection

# CRYSTAL REQUIREMENTS

Tolerance: .005% at 0°C -70°C Resonance: Series (Fundamental)\* Load Capacitance: 20-35pF

Equivalent Resistance: 75-20 ohms Power Dissipation (Min): 4mW


<sup>\*</sup>With tank circuit use 3rd overtone mode.

# **SCHOTTKY BIPOLAR 8224**


# A.C. Characteristics

 $V_{CC}$  = +5.0V ± 5%;  $V_{DD}$  = +12.0V ± 5%;  $T_A$  = 0°C to 70°C

			Limits	. 7	Test	
Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
<sup>†</sup> φ1	φ <sub>1</sub> Pulse Width	2tcy - 20ns				
t <sub>φ2</sub>	φ <sub>2</sub> Pulse Width	5tcy - 35ns			1	
toi	$\phi_1$ to $\phi_2$ Delay	0			ns	
t <sub>D2</sub>	$\phi_2$ to $\phi_1$ Delay	2tcy - 14ns				C <sub>L</sub> = 20pF to 50pf
t <sub>D3</sub>	$\phi_1$ to $\phi_2$ Delay	2tcy 9		2tcy + 20ns		
t <sub>R</sub>	$\phi_1$ and $\phi_2$ Rise Time			20	i -	
t <sub>F</sub>	$\phi_1$ and $\phi_2$ Fall Time			20	1	
t <sub>D¢2</sub>	$\phi_2$ to $\phi_2$ (TTL) Delay	-5		+15	nş	$\phi_2$ TTL,CL=30 R <sub>1</sub> =300Ω R <sub>2</sub> =600Ω
t <sub>DSS</sub>	$\phi_2$ to $\overline{STSTB}$ Delay	6tcy - 30ns		<u>6tcy</u> 9		
tpw	STSTB Pulse Width	tcy - 15ns				STSTB, CL=15pF R <sub>1</sub> = 2K
<sup>t</sup> DRS	RDYIN Setup Time to Status Strobe	50ns - 4tcy 9			<u>.</u>	R <sub>2</sub> = 4K
t <sub>DRH</sub>	RDYIN Hold Time After STSTB	4tcy 9				
t <sub>DR</sub>	RDYIN or RESIN to $\phi_2$ Delay	4tcy 9 - 25ns				Ready & Reset CL=10pF R <sub>1</sub> =2K R <sub>2</sub> =4K
tCLK	CLK Period	}	tcy 9	_	1	
f <sub>max</sub>	Maximum Oscillating Frequency	27	-		MHz	
C <sub>in</sub>	Input Capacitance			8	pF	V <sub>CC</sub> =+5.0V V <sub>DD</sub> =+12V V <sub>BIAS</sub> =2.5V f=1MHz







VOLTAGE MEASUREMENT POINTS:  $\phi_1,\phi_2$  Logic "0" = 1.0V, Logic "1" = 8.0V. All other signals measured at 1.5V.

# **EXAMPLE:**

# A.C. Characteristics (For $t_{CY} = 488.28 \text{ ns}$ )

 $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ;  $V_{DD} = +5V \pm 5\%$ ;  $V_{DD} = +12V \pm 5\%$ .

	•	L.	Limits			
Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
<sup>t</sup> φ1	$\phi_1$ Pulse Width	89	·		ns	t <sub>CY</sub> =488.28ns
t <sub>ø2</sub>	$\phi_2$ Pulse Width	236	_		ns	
t <sub>D1</sub>	Delay $\phi_1$ to $\phi_2$	٥			ns	
t <sub>D2</sub>	Delay $\phi_2$ to $\phi_1$	95			ns .	φ <sub>1</sub> & φ <sub>2</sub> Loaded to
t <sub>D3</sub>	Delay $\phi_1$ to $\phi_2$ Leading Edges	109		129	пs	C <sub>L</sub> = 20 to 50pF
t <sub>r</sub>	Output Rise Time			20	ns	
t <sub>f</sub>	Output Fall Time			20	ns	:
toss	φ <sub>2</sub> to STSTB Delay	296		326	ns	
t <sub>D</sub> φ2	$\phi_2$ to $\phi_2$ (TTL) Delay	-5		+15	ns	
t <sub>PW</sub>	Status Strobe Pulse Width	40	İ		ns	Ready & Reset Loaded
<sup>t</sup> DR\$	RDYIN Setup Time to STSTB	-167			ns	to 2mA/10pF
<sup>†</sup> DRH	RDYIN Hold Time after STSTB	217			ns	All measurements
<sup>t</sup> DA	READY or RESET to $\phi_2$ Delay	192			ns	referenced to 1.5V unless specified otherwise.
f <sub>MAX</sub>	Oscillator Frequency		<u> </u>	18.432	MHz	



# Schottky Bipolar 8228

# SYSTEM CONTROLLER AND BUS DRIVER FOR 8080A CPU


- Single Chip System Control for MCS-80 Systems
- Built-in Bi-Directional Bus Driver for Data Bus Isolation
- Allows the use of Multiple Byte Instructions (e.g. CALL) for Interrupt Acknowledge
- User Selected Single Level Interrupt Vector (RST 7)
- 28 Pin Dual In-Line Package
- Reduces System Package Count

The 8228 is a single chip system controller and bus driver for MCS-80. It generates all signals required to directly interface MCS-80 family RAM, ROM, and I/O components.

A bi-directional bus driver is included to provide high system TTL fan-out. It also provides isolation of the 8080 data bus from memory and I/O. This allows for the optimization of control signals, enabling the systems designer to use slower memory and I/O. The isolation of the bus driver also provides for enhanced system noise immunity.

A user selected single level interrupt vector (RST 7) is provided to simplify real time, interrupt driven, small system requirements. The 8228 also generates the correct control signals to allow the use of multiple byte instructions (e.g., CALL) in response to an INTERRUPT ACKNOWLEDGE by the 8080A. This feature permits large, interrupt driven systems to have an unlimited number of interrupt levels.

The 8228 is designed to support a wide variety of system bus structures and also reduce system package count for cost effective, reliable, design of the MCS-80 systems.



#### FUNCTIONAL DESCRIPTION

#### General

The 8228 is a single chip System Controller and Data Bus driver for the 8080 Microcomputer System. It generates all control signals required to directly interface MCS-80™ family RAM, ROM, and I/O components.

Schottky Bipolar technology is used to maintain low delay times and provide high output drive capability to support small to medium systems.

#### Bi-Directional Bus Driver

An eight bit, bi-directional bus driver is provided to buffer the 8080 data bus from Memory and I/O devices. The 8080A data bus has an input requirement of 3.3 volts (min) and can drive (sink) a maximum current of 1.9mA. The 8228 data bus driver assures that these input requirements will be not only met but exceeded for enhanced noise immunity. Also, on the system side of the driver adequate drive current is available (10mA Typ.) so that a large number of Memory and I/O devices can be directly connected to the bus.

The Bi-Directional Bus Driver is controlled by signals from the Gating Array so that proper bus flow is maintained and its outputs can be forced into their high impedance state (3-state) for DMA activities.

#### Status Latch

At the beginning of each machine cycle the 8080 CPU issues "status" information on its data bus that indicates the type of activity that will occur during the cycle. The 8228 stores this information in the Status Latch when the STSTB input goes "low". The output of the Status Latch is connected to the Gating Array and is part of the Control Signal generation.

#### Gating Array

The Gating Array generates control signals (MEM R, MEM W, I/O R, I/O W and INTA) by gating the outputs of the Status Latch with signals from the 8080 CPU (DBIN, WR, and HLDA).

The "read" control signals (MEM R, I/O R and INTA) are derived from the logical combination of the appropriate Status Bit (or bits) and the DBIN input from the 8080 CPU.

The "write" control signals ( $\overline{\text{MEM W}}$ ,  $\overline{\text{I/O W}}$ ) are derived from the logical combination of the appropriate Status Bit (or bits) and the  $\overline{\text{WR}}$  input from the 8080 CPU.


All Control Signals are "active low" and directly interface to MCS-80 family RAM, ROM and I/O components.


The INTA control signal is normally used to gate the "interrupt instruction port" onto the bus. It also provides a special feature in the 8228. If only one basic vector is needed in the interrupt structure, such as in small systems, the 8228 can automatically insert a RST 7 instruction onto the bus at the proper time. To use this option, simply connect the INTA output of the 8228 (pin 23) to the +12 volt supply through a series resistor (1K ohms). The voltage is sensed internally by the 8228 and logic is "set-up" so that when the DBIN input is active a RST 7 instruction is gated on to the bus when an interrupt is acknowledged. This feature provides a single interrupt vector with no additional components, such as an interrupt instruction port.


When using CALL as an Interrupt instruction the 8228 will generate an INTA pulse for each of the three bytes.

The BUSEN (Bus Enable) input to the Gating Array is an asynchronous input that forces the data bus output buffers and control signal buffers into their high-impedance state if it is a "one". If BUSEN is a "zero" normal operation of the data buffer and control signals take place.


#### 8228 BLOCK DIAGRAM







#### **WAVEFORMS**



VOLTAGE MEASUREMENT POINTS:  $D_0.07$  (when outputs) Logic "0" = 0.8V, Logic "1" = 3.0V. All other signals measured at 1.5V.

A.C. Characteristics  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ;  $V_{CC} = 5V \pm 5\%$ .

		Lin	nits		
Symbol	Parameter	Min.	Max.	Units	Condition
tpw	Width of Status Strobe	. 22	;	L;\$	
†ss	Setup Time, Status Inputs D <sub>Q</sub> ·D <sub>7</sub>	. 8	:	ns	
<sup>t</sup> sн	Hold Time, Status Inputs D <sub>0</sub> -D <sub>7</sub>	; 5	!	ns	
tpc	Delay from STSTB to any Control Signal	20	60	ns	C <sub>L</sub> = 100pF
t <sub>BB</sub>	Delay from DBIN to Control Outputs		30	ns.	C <sub>L</sub> = 100pF
t <sub>RE</sub>	Delay from DBIN to Enable/Disable 8080 Bus		45	าร	C <sub>L</sub> = 25pF
<sup>t</sup> RO	Delay from System Bus to 8080 Bus during Read		30	ی ۔	C <sub>L</sub> = 25pF
twe	Delay from WR to Control Outputs	5	45	75	C <sub>L</sub> = 100pF
twe	Delay to Enable System Bus DB <sub>0</sub> -DB <sub>7</sub> after \$\overline{STSTB}\$		30	75	C <sub>L</sub> = 100pF
two	Delay from 8080 Bus D <sub>0</sub> ·D <sub>7</sub> to System Bus DB <sub>0</sub> ·DB <sub>7</sub> during Write	5	40	15	C <sub>L</sub> = 100pF
t <sub>E</sub>	Delay from System Bus Enable to System Bus DB <sub>0</sub> -DB <sub>7</sub>		30	s	Cլ = 100pF
<sup>t</sup> HD	HLDA to Read Status Outputs	·	25	าร	
t <sub>DS</sub>	Setup Time, System Bus Inputs to HLDA	10	i	าร	
toH .	Hold Time, System Bus Inputs to HLDA	20	i	75	C <sub>1</sub> = 100pF

# **SCHOTTKY BIPOLAR 8228**

D.C. Characteristics  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ;  $V_{CC} = 5V \pm 5\%$ .

		Limits					
Symbol	Parameter	Min.	Typ,[1]	Max.	Unit	Test Conditions	
Vc	Input Clamp Voltage, All Inputs		.75	-1.0	٧	V <sub>CC</sub> =4.75V; l <sub>C</sub> =-5mA	
l <sub>E</sub>	Input Load Current, STSTB			500	μΑ	V <sub>CC</sub> = 5.25V	
	D <sub>2</sub> & D <sub>6</sub>			750	μΑ	$V_{F} = 0.45V$	
	D <sub>0</sub> , D <sub>1</sub> , D <sub>4</sub> , D <sub>5</sub> , & D <sub>7</sub>	:	:	250	μА		
	All Other Inputs		:	250	μА		
I <sub>R</sub>	Input Leakage Current STSTB			100	μΑ	V <sub>CC</sub> = 5.25V	
	DB <sub>0</sub> -DB <sub>7</sub>	:		20	μА	V <sub>R</sub> = 5.25V	
	All Other Inputs	!	!	100	μΑ		
V <sub>TH</sub>	Input Threshold Voltage, All Inputs	0.8	:	2.0	٧	V <sub>CC</sub> =5V	
lcc	Power Supply Current		: 140	190	mA	V <sub>CC</sub> =5.25V	
VOL	Output Low Voltage, D <sub>0</sub> ·D <sub>7</sub>	1		.45	v	V <sub>CC</sub> =4.75V; l <sub>OL</sub> =2mA	
	All Other Outputs	<b>—</b>		.45	V	I <sub>OL</sub> = 10mA	
Voн	Output High Voltage, D <sub>0</sub> -D <sub>7</sub>	3.6	; 3.8	.	٧	V <sub>CC</sub> =4.75V; I <sub>OH</sub> =-10µA	
	All Other Outputs	2.4	i	1	٧	I <sub>OH</sub> = -1mA	
los	Short Circuit Current, All Outputs	15		90	mA	V <sub>CC</sub> =5V	
lO(off)	Off State Output Current, All Control Outputs		1	100	μА	V <sub>CC</sub> =5.25V; V <sub>O</sub> =5.25	
				-100	μА	V <sub>O</sub> =.45V	
INT	INTA Current	1	:	5	mΑ	(See Figure below)	


Note 1: Typical values are for T<sub>A</sub> = 25°C and nominal supply voltages.


# Capacitance This parameter is periodically sampled and not 100% tested.


	Limits					
Symbol	Parameter	Min.	Тур,[1]	Max.	Unit	
CIN	Input Capacitance		8	12	ρF	
Cour	Output Capacitance Control Signals		7	15	pF	
1/0	I/O Capacitance (D or DB)		8	15	ρF	

TEST CONDITIONS:  $V_{BIAS} = 2.5V$ ,  $V_{CC} = 5.0V$ ,  $T_A = 25^{\circ}C$ , f = 1 MHz.

Note 2: For D<sub>0</sub>-D<sub>7</sub>: R<sub>1</sub> = 4K $\Omega$ , R<sub>2</sub> =  $\infty\Omega$ , C<sub>L</sub> = 25pF. For all other outputs: R<sub>1</sub> = 500 $\Omega$ , R<sub>2</sub> = 1K $\Omega$ , C<sub>L</sub> = 100pF.







8080A CPU Standard Interface



# Silicon Gate MOS 8080 A

# SINGLE CHIP 8-BIT N-CHANNEL MICROPROCESSOR


The 8080A is functionally and electrically compatible with the Intel® 8080.

- TTL Drive Capability
- 2 µs Instruction Cycle
- Powerful Problem Solving Instruction Set
- Six General Purpose Registers and an Accumulator
- Sixteen Bit Program Counter for Directly Addressing up to 64K Bytes of Memory
- Sixteen Bit Stack Pointer and Stack Manipulation Instructions for Rapid Switching of the Program Environment
- Decimal, Binary and Double Precision Arithmetic
- Ability to Provide Priority Vectored Interrupts
- 512 Directly Addressed I/O Ports

The Intel® 8080A is a complete 8-bit parallel central processing unit (CPU). It is fabricated on a single LSI chip using Intel's n-channel silicon gate MOS process. This offers the user a high performance solution to control and processing applications. The 8080A contains six 8-bit general purpose working registers and an accumulator. The six general purpose registers may be addressed individually or in pairs providing both single and double precision operators. Arithmetic and logical instructions set or reset four testable flags. A fifth flag provides decimal arithmetic operation.

The 8080A has an external stack feature wherein any portion of memory may be used as a last in/first out stack to store/ retrieve the contents of the accumulator, flags, program counter and all of the six general purpose registers. The sixteen bit stack pointer controls the addressing of this external stack. This stack gives the 8080A the ability to easily handle multiple level priority interrupts by rapidly storing and restoring processor status, it also provides almost unlimited subroutine nesting.

This microprocessor has been designed to simplify systems design. Separate 16-line address and 8-line bi-directional data busses are used to facilitate easy interface to memory and I/O. Signals to control the interface to memory and I/O are provided directly by the 8080A. Ultimate control of the address and data busses resides with the HOLD signal. It provides the ability to suspend processor operation and force the address and data busses into a high impedance state. This permits ORtying these busses with other controlling devices for (DMA) direct memory access or multi-processor operation.



# 8080A FUNCTIONAL PIN DEFINITION

The following describes the function of all of the 8080A I/O pins. Several of the descriptions refer to internal timing periods.

#### A<sub>15</sub>.A<sub>0</sub> (output three-state)

ADDRESS BUS; the address bus provides the address to memory (up to 64K 8-bit words) or denotes the I/O device number for up to 266 input and 256 output devices. A<sub>0</sub> is the least significant address bit.

#### D7-D0 (input/output three-state)

DATA BUS; the data bus provides bi-directional communication between the CPU, memory, and I/O devices for instructions and data transfers. Also, during the first clock cycle of each machine cycle, the 8080A outputs a status word on the data bus that describes the current machine cycle,  $D_0$  is the least significant bit.

# SYNC (output)

SYNCHRONIZING SIGNAL; the SYNC pin provides a signal to indicate the beginning of each machine cycle,

#### **DBIN** (output)

DATA BUS IN; the DBIN signal indicates to external circuits that the data bus is in the input mode. This signal should be used to enable the gating of data onto the 8080A data bus from memory or I/O.

#### READY (input)

READY; the READY signal indicates to the 8080A that valid memory or input data is available on the 8080A data bus. This signal is used to synchronize the CPU with slower memory or I/O devices. If after sending an address out the 8080A does not receive a READY input, the 8080A will enter a WAIT state for as long as the READY line is low. READY can also be used to single step the CPU.

#### WAIT (output)

WAIT; the WAIT signal acknowledges that the CPU is in a WAIT state.

# WR (output)

WRITE; the  $\overline{WR}$  signal is used for memory WRITE or I/O output control. The data on the data bus is stable while the  $\overline{WR}$  signal is active low ( $\overline{WR} = 0$ ).


#### HOLD (input)

HOLD; the HOLD signal requests the CPU to enter the HOLD state. The HOLD state allows an external device to gain control of the 8080A address and data bus as soon as the 8080A has completed its use of these buses for the current machine cycle. It is recognized under the following conditions:

- the CPU is in the HALT state.
- the CPU is in the T2 or TW state and the READY signal is active.
   As a result of entering the HOLD state the CPU ADDRESS BUS (A<sub>15</sub>·A<sub>0</sub>) and DATA BUS (D<sub>7</sub>-D<sub>0</sub>) will be in their high impedance state. The CPU acknowledges its state with the HOLD ACKNOWLEDGE (HLDA) pin.

### HLDA (output)

HOLD ACKNOWLEDGE; the HLDA signal appears in response to the HOLD signal and indicates that the data and address bus



Pin Configuration

will go to the high impedance state. The HLDA signal begins at

- T3 for READ memory or input.
- The Clock Period following T3 for WRITE memory or OUT PUT operation.

In either case, the HLDA signal appears after the rising edge of  $\phi$  and high impedance occurs after the rising edge of  $\phi_2$ 

#### INTE (output)

INTERRUPT ENABLE; indicates the content of the internal interrupt enable flip/flop. This flip/flop may be set or reset by the Er able and Disable Interrupt instructions and inhibits interrupt from being accepted by the CPU when it is reset. It is automatically reset (disabling further interrupts) at time T1 of the ir struction fetch cycle (M1) when an interrupt is accepted and also reset by the RESET signal.

#### INT (input)

INTERRUPT REQUEST; the CPU recognizes an interrupt request on this line at the end of the current instruction or while halted. If the CPU is in the HOLD state or if the Interrupt Enable flip/flop is reset it will not honor the request.

#### RESET (input)[1]

RESET; while the RESET signal is activated, the content of the program counter is cleared. After RESET, the program will start at location 0 in memory. The INTE and HLDA flip/flops are also reset. Note that the flags, accumulator, stack pointer, and registers are not cleared.

Vss Ground Reference.

VDD +12 ± 5% Volts.

Vcc +5 ± 5% Volts.

VB8 -5 ±5% Volts (substrate bias).

21. 02 2 externally supplied clock phases, (non TTL compatible

#### **ABSOLUTE MAXIMUM RATINGS\***

Temperature Under Bias	. 0°C to +70° C
Storage Temperature	-65°C to +150°C
All Input or Output Voltages	
With Respect to Ves	-0.3V to +20V
V <sub>CC</sub> , V <sub>DD</sub> and V <sub>SS</sub> With Respect to V <sub>BB</sub>	-0.3V to +20V
Power Dissipation	,, 1.5W

\*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### D.C. CHARACTERISTICS

 $T_A = 0^{\circ} C$  to  $70^{\circ} C$ ,  $V_{DD} = +12 V \pm 5\%$ ,  $V_{CC} = +5 V \pm 5\%$ ,  $V_{BB} = -5 V \pm 5\%$ ,  $V_{SS} = 0 V$ , Unless Otherwise Noted.

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Condition
VILC	Clock Input Low Voltage	V <sub>SS</sub> -1	<u> </u>	V <sub>SS</sub> +0.8	V _	
V <sub>IHC</sub>	Clock Input High Voltage	9.0		V <sub>DD</sub> +1	V	
VIL	Input Low Voltage	V <sub>SS</sub> -1		V <sub>\$\$</sub> +0.8	V	
V <sub>1H</sub>	Input High Voltage	3.3	i	V <sub>CC</sub> +1	٧	
Vol	Output Low Voltage			0.45	V	$\left[ \left[ I_{OL} = 1.9 \text{mA on all outputs,} \right] \right]$
V <sub>OH</sub>	Output High Voltage	3.7			٧	$\log_{H} = -150 \mu A$ .
<sup>1</sup> DD (AV:	Avg. Power Supply Current (VDD)		40	70	mΑ	]
CC (AV)	Avg. Power Supply Current (VCC)		60	80	mΑ	Operation Toy = .48 μsec
IBBIAVI	Avg. Power Supply Current (VBB)		.01	1	mΑ	
i <sub>IL</sub>	Input Leakage	1		±10	μА	V <sub>SS</sub> ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>
IÇL	Clock Leakage		i	±10	μΑ	V <sub>SS</sub> ≤ V <sub>CLOCK</sub> ≤ V <sub>DD</sub>
I <sub>DL</sub> (2)	Data Bus Leakage in Input Mode		1	-100 -2.0	μA mA	V <sub>SS</sub> ≤ V <sub>IN</sub> ≤ V <sub>SS</sub> + 0.8 V V <sub>SS</sub> + 0.8 V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>
IFL	Address and Data Bus Leakage During HOLD			+10	μΑ	VADDR/DATA * Vcc VADDR/DATA = Vss + 0.45V


#### CAPACITANCE

 $T_A = 25^{\circ}C$   $V_{CC} = V_{DD} = V_{SS} = 0V$ ,  $V_{BB} = -5V$ 


Symbol	Parameter	Тур.	Max.	Unit	Test Condition
Co	Clock Capacitance	17	25	pf	f <sub>c</sub> = 1 MHz
CIN	Input Capacitance	6	10	pf	Unmeasured Pins
Cout	Output Capacitance	10	20	pf	Returned to V <sub>SS</sub>

#### NOTES:

- 1. The RESET signal must be active for a minimum of 3 clock cycles.
- 2. When OB1N is high and  $V_{\|N\|} > V_{\|H\|}$  an internal active pull up will be switched onto the Data Bus.
- 3.  $\Delta I_{\text{Supply}} / \Delta I_{\text{A}} = -0.45\% / ^{\circ} \text{C}.$







# SILICON GATE MOS 8080A


#### A.C. CHARACTERISTICS

 $T_A = 0^{\circ} C$  to  $70^{\circ} C$ ,  $V_{DD} = +12 V \pm 5\%$ ,  $V_{CC} = +5 V \pm 5\%$ ,  $V_{BB} = -5 V \pm 5\%$ ,  $V_{SS} = 0 V$ , Unless Otherwise Noted

Symbol	Parameter	Min.	Max.	Unit	Test Condition
t <sub>CY</sub> [3]	Clock Period	0.48	2.0	μsec	
t <sub>r</sub> , t <sub>f</sub>	Clock Rise and Fall Time	0	50	n sec	
φ1	φ <sub>1</sub> Pulse Width	60		nsec	
φ2	φ <sub>2</sub> Pulse Width	220		пѕес	
t <sub>D1</sub>	Delay $\phi_1$ to $\phi_2$	0		nsec	
t <sub>D2</sub>	Delay $\phi_2$ to $\phi_1$	70		nsec	
t <sub>D3</sub>	Delay $\phi_1$ to $\phi_2$ Leading Edges	80		nsec	
DA [2]	Address Output Delay From $\phi_2$		200	nsec	C <sub>L</sub> = 100pf
DD [2]	Data Output Delay From $\phi_2$		220	nsec	
tDC [2]	Signal Output Delay From \$\phi_1\$, or \$\phi_2\$ (SYNC, \overline{WR}, WAIT, HLDA)		120	nsec	٦
t <sub>DF</sub> [2]	DBIN Delay From 02	25	140	nsec	- C <sub>L</sub> = 50pf
t <sub>D!</sub> [1]	Delay for Input Bus to Enter Input Mode		tor	nsec	_
<sup>†</sup> DS1	Data Setup Time During $\phi_1$ and DBIN	30	·	nseç	

# TIMING WAVEFORMS [14]

(Note: Timing measurements are made at the following reference voltages: CLOCK "1" = 8.0\ "0" = 1.0V; INPUTS "1" = 3.3V, "0" = 0.8V; OUTPUTS "1" = 2.0V, "0" = 0.8V.)




### A.C. CHARACTERISTICS (Continued)

 $T_A = 0^{\circ} C$  to  $70^{\circ} C$ ,  $V_{DD} = +12 V \pm 5\%$ ,  $V_{CC} = +5 V \pm 5\%$ ,  $V_{BB} = -5 V \pm 5\%$ ,  $V_{SS} = 0 V$ , Unless Otherwise Noted


Symbol	Parameter	Min.	Max.	Unit	Test Condition
t <sub>DS2</sub>	Data Setup Time to $\phi_2$ During DBIN	150		n sec	
t <sub>DH</sub> [1]	Data Hold Time From $\phi_2$ During D81N	[1]		n sec	
t <sub>IE</sub> [2]	INTE Output Delay From $\phi_2$		200	n sec	C <sub>L</sub> = 50pf
tas	READY Setup Time During $\phi_2$	120	1	пѕес	
tHS	HOLD Setup Time to φ <sub>2</sub>	140		nsec	
t <sub>IS</sub>	INT Setup Time During $\phi_2$ (During $\phi_1$ in Halt Mode)	120	Ţ	nsec	
tн	Hold Time From \$2.(READY, INT, HOLD)	0		nsec	]
t <sub>FD</sub>	Delay to Float During Hold (Address and Data Bus)		120	n sec	
t <sub>AW</sub> [2]	Address Stable Prior to WR	(5)	1	n sec	]
t <sub>OW</sub> [2]	Output Data Stable Prior to WR	[6]		nisec	]
twp[2]	Output Data Stable From WR	[7]		n sec	
t <sub>WA</sub> [2]	Address Stable From WR	[7]		n sec	C <sub>L</sub> = 100pf: Address, Data C <sub>L</sub> =50pf: WR, HŁDA, DBIN
tHF[2]	HLDA to Float Delay	[8]		nisec	
tw=[2]	WR to Float Delay	[9]		nsec	
t <sub>AH</sub> [2]	Address Hold Time After DBIN During HLDA	-20		nsec	

### NOTES.

- 1. Data input should be enabled with DBIN status. No bus conflict can then occur and data hold time is assured.
- tDH = 50 ns or tDF, whichever is less 2. Load Circuit.




3. tey = 103 + tro2 + to2 + tro2 + 102 + tro1 > 480ns.



-I toc

نيد ابو سا

HLDA



- The following are relevant when interfacing the 8080A to devices having VIH = 3.3V; a) Maximum output rise time from .8V to 3.3V = 100ns @ CL = SPEC.
- b) Output delay when measured to 3.0V = SPEC +60ns @ CL = SPEC.
- c) If CL \* SPEC, add .6ns/pF if CL > CSPEC, subtract .3ns/pF (from modified date)) if CL < CSPEC.
- 5. fAW = 2 tgy -tp3 -tro2 -140msec 6. tDW = tCY -tD3 -tro2 -170nsec.
- If not HLDA, two " twa = to3 = tro2 +10ns, II HLDA, two = twa " twe.
- 8. THE = 103 + 1/62 -50ns.
- 9. twf = 103 + 1r02 -10ns
- 10. Data in must be stable for this period during DBIN 'Tg. Both tpg1 and tps2 must be satisfied.
- 11. Ready signal must be stable for this period during T<sub>2</sub> or T<sub>W</sub>. IMust be externally synchronized.)
- 12. Hold signal must be stable for this period during T<sub>2</sub> or T<sub>W</sub> when entering hold mode, and during T<sub>3</sub>, T<sub>4</sub>, T<sub>5</sub> and TWH when in hold mode. (External synchronization is not required.)
  - Interrupt signal must be stable during this period of the last clock cycle of any instruction in order to be recognized on the following instruction. (External synchronization is not required.)
- 14. This timing diagram shows timing relationships only; it does not represent any specific machine cycle.

### INSTRUCTION SET

The accumulator group instructions include arithmetic and logical operators with direct, indirect, and immediate addressing modes.

Move, load, and store instruction groups provide the ability to move either 8 or 16 bits of data between memory, the six working registers and the accumulator using direct, indirect, and immediate addressing modes.

The ability to branch to different portions of the program is provided with jump, jump conditional, and computed jumps. Also the ability to call to and return from subroutines is provided both conditionally and unconditionally. The RESTART (or single byte call instruction) is useful for interrupt vector operation.

Double precision operators such as stack manipulation and double add instructions extend both the arithmetic and interrupt handling capability of the 8080A. The ability to

increment and decrement memory, the six general registers and the accumulator is provided as well as extended increment and decrement instructions to operate on the register pairs and stack pointer. Further capability is provided by the ability to rotate the accumulator left or right through or around the carry bit.

input and output may be accomplished using memory addresses as I/O ports or the directly addressed I/O provided for in the 8080A instruction set.

The following special instruction group completes the 8080A instruction set: the NOP instruction, HALT to stop processor execution and the DAA instructions provide decimal arithmetic capability. STC allows the carry flag to be directly set, and the CMC instruction allows it to be complemented. CMA complements the contents of the accumulator and XCHG exchanges the contents of two 16-bit register pairs directly.

### **Data and Instruction Formats**

Data in the 8080A is stored in the form of 8-bit binary integers. All data transfers to the system data bus will be in the same format.

The program instructions may be one, two, or three bytes in length. Multiple byte instructions must be stored in successive words in program memory. The instruction formats then depend on the particular operation executed.

One Byte Instructions

TYPICAL INSTRUCTIONS

Register to register, memory reference, arithmetic or logical, rotate, return, push, pop, enable or disable Interrupt instructions

Two Byte Instructions

Immediate mode or I/O instructions

Three Byte Instructions

D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	OP CODE	Jump, call or direct load and store
$D_7 \ D_6 \ D_5 \ D_4 \ D_3 \ D_2 \ D_1 \ D_0$	LOW ADDRESS OR OPERAND 1	instructions
D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	HIGH ADDRESS OR OPERAND 2	

For the 8080A a logic "1" is defined as a high level and a logic "0" is defined as a low level.

### INSTRUCTION SET

### Summary of Processor Instructions

Млетвиіс	Description	D <sub>7</sub>	06		truct D,				) <sub>1</sub> 0,	Cioch  2  Cycles	Минтвијс	Description	0,	06		rusti O <sub>4</sub>				Do	Clock <sup>(2</sup> Cycles
MOV,1,72	Move register to register	0	1	0	0	0	ş	5	S	5	RZ	Return on zero	1	1	a	0	1	٥	Q:	0	5/11
MOV M, c	Move register to memory	Û	1	1	1	0	\$	5		7	ANZ	Return on no žero	1	1	٥	0	0	0	¢	0	5/11
MOV r, M	Move memory to register	0	1	Ū	0	0	1	1	0	7	AP.	Return on positive	1	1	1	1	0	0	0	0	5/11
HLT	Hali	0	1	- 1	1	ð	1	1	٥	7	R M	Return on minus		1	1	1	1	0	0	0	5/11
MVFr	Move immediate register	0	0	D	D	D	1	- 1	0	7	RPE	Return on parity even	!	1	1	0	1	0	0	0	5/11
MVIM	Move immediate mamory	0	0	1	1	D	:	1	0	10	RPO	Return on parity add	1	1	1	0	9	0	0	0	5/11
MA r	Increment register	0	0	9	0	0	1	0	•	5	RST	Aestert	1	1	A	1	1	n n	1	1	1 U 1 O
DCR c	Decrement register	0	0	D 1	1	0	1	0	_	19	OUT	Inpul Cutpul	i	i	0	1	0	g	,	i	10
INR M	Increment memory	Ū	0	;	1	0	1	0		10	LXI8	Load immediate register	0	'n	0	à	ū	0	ò	į	10
DCR M	Decrement memory	1	ů	Ġ	ò	0	s	5		10	LAID	Pair B & C	U	u	u	u	Ų		υ	•	
1 0 0A	Add register to A Add register to A with carry	i	9	ō	ū	1	5	5		i	LXIO	Load immediate register	0	0	0	1	0	0	0	1	10
SUB+	Subtract register from A	÷	ū	0	ĭ	Ġ		Ş		4	j Eniu	Pair D & E	•	•		•	•	•	٠		
SBBr	Subtract register from A	i	Ď	D	i	ī	5	Š		4	LXIH	Load immediate register	0	0	1		0	Û	0	1	10
400	with barrow	•	٠		•		-	_	_			Pair H & L	•	•		_	-	-	-		
ANA r	And register with A	1	0	1	D	D	S	S	S	4	LXISP	Load immediate stack pointer	Q	0	- 1	1	0	0	Ð	1	10
XRAI	Exclusive Or register with A	1	ō	1	0	1	S	S	S	4	PUSH B	Push register Pair 8 & C on	1	1	0	0	0	1		1	11
ORA r	Or register with A	1	0	1	1	٥	S	5	2	4		stack									
CMPr	Compare register with A	- 1	D	1	1	1	S	5	S	4	PUSH D	Push register Pair D & E on	- 1	- 1	0	- 1	Q.	1	0	1	11
ADD M	Add memory to A	- 1		Ð	0	0	- 1	- 1	ı o	7		stack									
ADC M	Add memory to A with carry	1	0	0	0	1	1	1	0	7	PUSH H	Push register Pair H & L on	- 1	1	1		0	- 1	G	1	11
SUB M	Subtract memory from A	1	0	0	1	0	- 1	1	_	7		stack									
58 <b>8 M</b>	Subtract memory from A with borrow	1	0	O	1	1	1	1	0	7	PUSH PSW	Push A and Flags on stack	1	1	1	1	0	1	Ð	1	11
ANA M	And memory with A	- 1	0	- 1	0	0				7	POP B	Pop register pair 8 & C off	- 1	1	Û	0	0	Q.		1	10
XRA M	Exclusive Or memory with A	1	0	1	0	!				,		stack					_	_	_		
ORA M	Or memory with A	1	0	1	- 1	9			-	7	P0 P D	Pog register pair D & E off	1	1	0	1	Ū	0	0	1	10
CMP M	Compare memory with A	1	0	1	1	1			-	7		stack				0	а	0	0	1	10
ADI	Add immediate to A	1	1	0	0	9					н 409	Pop register pair H & L off	1	1	'	Ų	u	U	υ	'	10
ACI	Add immediate to A with	1	'	Ð	0	1			; Đ	•	POP PSW	stack Pop A and Flans	1	1	1	1	0	0	0	1	10
<b>SU</b> (	Curry	,	1	П			1 1		1 n	7	rur raw	off stack	٠,	'	٠		•	۰	۰		
201 201	Subtract immediate from A Subtract immediate from A	'n	i	0	i	,			1 0	· ·	STA	Store A direct	Đ	D		- 1	0	0	1	٥	13
au	with borrow			٠	•						LDA	Load A direct	ŏ	ō	i	1	1	ō	1	0	13
ANI	And immediate with A	1	1	1	0	(	1		1 0	1	XCHG	Exchange D & E. H & L	1	ĩ	i	Ġ	1	Ō	1	i	4
XRI	Exclusive Or immediate with	1	i	1	ŏ				1 0	7	No	Registers									
	A				-						XTHL	Exchange top at stack, H & L	- 1	1	- 1	0	0	0	- 1	1	18
091	Or immediate with A	1	- 1	- 1	1	(	1		1 0	7	SPHL	H & L to steck pointer	1	- 1	- 1	1	Ť	0	0	1	5
CPI	Compare immediate with A	1	- 1	- 1	1	1	1		. 0	7	PCHL	H & L to program counter	1	- 1	- 1	0	1	0	0	1	5
RLC	Rotate A left	0	0	0			) 1		1 1	4	DADB	Add 8 & C to H & L	0	0	Ð	Ð	1	0	0	1	10
RAC	Rotate A right	0		0			1 1		1 1	4	DADD	Add D & E to H & L	0	٥	0	1	- 1	0	0	1	10
HAL	Rotate A left through carry	0		0			] 1		1 1	4	DAD H	Add H & L to H & L	0	_	1	0	1	0	q	- !	10
RAR	Rosate A right through	0	0	0	1		1 1		1 1	4	DAD SP	Add stack gointer to H & L	a		1	1	1	D	0	1	10
	carry						_				STAXB	Store A indirect	0	0	0	Ó	0	0	1	Ð	7
JMP	Jump unconditional	1	1	ū			9 (		1 1	.0	L STAX D	Store A indirect	0	0	0	1	Ð		1	0	7
JC	Jamp ou carry	1	1	0			١ (		1 0	10 10	LDAXB	Load A indirect	0		0	0		u G	1	Û	7
JNC	jamb on to carry	1	1	0			0 (		1 .0	10	LDAXD	Load A indirect	0	_	0	1	1	Û	1	1	5
JZ	Jump on zero	1	!	0			1 ( 0 (		1 0		INX B	Increment B & C registers	0		0	0 1	O.	•	1	'n	5
15 1MS	Jump an no zero	1	1	0			0 1		1 0		INXO	Increment D & E registers	0		0	Ó			1	- ;	5
JW Je	Jump an positive	;	1	,			1 1		1 1		INXH	Increment H & L registers	0		1	1			- ;	- ;	5
JPE	Jump on minus	1	1	1				•	1 1	_	INX SP DCX B	Increment stack pointer Decrement 8 & C	0	_		6		0		- ;	5
JPO	Jump on parity even	į		,			D 1	•	1 0	_	DCXD	Decrement D & E	Č	_	0			Å		i	5
CALL	Call unconditional	·		ď			1		0 1	17	OCXH	Decrement H & L	ò		ĭ	Ö		ó	i	•	5
CC	Call on carry	i		0		•			9 0		DCX SP	Degrement steck pointer	Ö		i	1				i	5
CNC	Call on no carry	í		Č			'n		ă d		CMA	Complement A	Ď		1	Ġ	1	1	1	1	4
CZ	Call on zero	i	1	Č		)	1	1	0 0	11.17	STC	Set carry	ď	0	• •	1	a	- 1	- 1	1	4
CNZ	Call on no zero	i	i	ť			G		0 0	11.17	CMC	Complement carry	0	-		1	1	1	1	1	4
CP	Call on positive	1	1	1			5	1	0 {	11, 17	DAA	Decimal edjust A	0	0	1	0	0	1	1	1	4
CM	Call on minus	1	i	i		1	ì	1	0 0	11:17	SHLO	Store H & L direct	0			C	-			0	16
CPE	Call on parity even	1	1	1	1 (	)	1	1	0 0	11/17	LHLD	Load H & L direct	0	0	- 1	0		-		ū	16
CPO	Call on parity odd	1	1	1	1 (	3	0	1	0 0	11:17	EI EI	Enable Interrupts	1	1	1	1				1	4
RET	Asturn	- 1							0		01	Disable interrupt	1		1	1		-	-		4
RC	Return an cerry	1							0 (		NOP	No-operation	(	) [	0	(		0	0	0	4
RNC	Return on no carry	1	1 1	- 1		1	ð	0	0 (	5.11	1										

NOTES: 1. DDD or SSS - 000 B - 001 C - 010 D - 011 E - 100 H - 101 L - 110 Memory - 111 A.

<sup>2.</sup> Two possible cycle times, (5/11) indicate instruction cycles dependent on condition flags.



# Silicon Gate MOS 8080 A-1

## SINGLE CHIP 8-BIT N-CHANNEL MICROPROCESSOR

The 8080A is functionally and electrically compatible with the Intel® 8080.


- TTL Drive Capability
- 1.3 μs Instruction Cycle
- Powerful Problem Solving Instruction Set
- Six General Purpose Registers and an Accumulator
- Sixteen Bit Program Counter for Directly Addressing up to 64K Bytes of Memory
- Sixteen Bit Stack Pointer and Stack Manipulation Instructions for Rapid Switching of the Program Environment
- Decimal, Binary and Double Precision Arithmetic
- Ability to Provide Priority Vectored Interrupts
- 512 Directly Addressed I/O Ports

The Intel® 8080A is a complete 8-bit parallel central processing unit (CPU). It is fabricated on a single LSI chip using Intel's n-channel silicon gate MOS process. This offers the user a high performance solution to control and processing applications.

The 8080A contains six 8-bit general purpose working registers and an accumulator. The six general purpose registers may be addressed individually or in pairs providing both single and double precision operators. Arithmetic and logical instructions set or reset four testable flags. A fifth flag provides decimal arithmetic operation.

The 8080A has an external stack feature wherein any portion of memory may be used as a last in/first out stack to store/ retrieve the contents of the accumulator, flags, program counter and all of the six general purpose registers. The sixteen bit stack pointer controls the addressing of this external stack. This stack gives the 8080A the ability to easily handle multiple level priority interrupts by rapidly storing and restoring processor status. It also provides almost unlimited subroutine nesting.

This microprocessor has been designed to simplify systems design. Separate 16-line address and 8-line bi-directional data busses are used to facilitate easy interface to memory and I/O. Signals to control the interface to memory and 4/O are provided directly by the 8080A. Ultimate control of the address and data busses resides with the HOLD signal. It provides the ability to suspend processor operation and force the address and data busses into a high impedance state. This permits ORtying these busses with other controlling devices for (DMA) direct memory access or multi-processor operation.



### **ABSOLUTE MAXIMUM RATINGS\***

Temperature Under Bias	0°C to +70° C
Storage Temperature	-65°C to +150°C
All Input or Output Voltages	
With Respect to Vee	0.3V to +20V
V <sub>CC</sub> , V <sub>DD</sub> and V <sub>SS</sub> With Respect to V <sub>BB</sub>	-0.3V to +20V
Power Dissipation	1.5W

\*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### D.C. CHARACTERISTICS

 $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{DO} = +12V \pm 5\%$ ,  $V_{CC} = +5V \pm 5\%$ ,  $V_{BB} = -5V \pm 5\%$ ,  $V_{SS} = 0V$ , Unless Otherwise Noted.

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Candition
VILC	Clock Input Low Voltage	V <sub>SS</sub> -1	<u> </u>	V <sub>SS</sub> +0.8	V	
VIHC	Clock Input High Voltage	9.0		V <sub>DD</sub> +1	٧	
V <sub>IL</sub>	Input Low Voltage	V <sub>SS</sub> -1	İ	V <sub>SS</sub> = 0.8	٧	•
V <sub>IH</sub>	nout High Voltage	3.3		V <sub>CC</sub> +1	V	<b>7</b> :
Vol	Output Low Voltage			0.45	V	$I_{OL} = 1.9$ mA on all outputs,
Voн	Output High Voltage	3.7		!	٧	$I_{OH} = 150 \mu A$ .
IDDIAVI	Avg. Power Supply Current (V <sub>DD</sub> )		40	70	mΑ	
CC (AV)	Avg. Power Supply Current (VCC)	İ	60	80	mΑ	Coperation T <sub>CV</sub> = .32μsec
l <sub>BB (AV)</sub>	Avg. Power Supply Current (V <sub>BB</sub> )		.01	1	mΑ	
l <sub>IL</sub>	Input Leakage			±10	μА	V <sub>SS</sub> ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>
ICL	Clock Leakage			±10	μА	· V <sub>SS</sub> ≤ V <sub>CLOCK</sub> ≤ V <sub>DD</sub>
I <sub>DL</sub> [2]	Data Bus Leakage in Input Mode	! 		-100 -2.0	μA mA	$V_{SS} \le V_{IN} \le V_{SS} + 0.8V$ $V_{SS} + 0.8V \le V_{IN} \le V_{CC}$
IFL	Address and Data Bus Leakage During HOLD	† ·· - · · · · · · · · · · · · · · · · ·		+10	μА	VADDR/DATA = Vcc VADDR/DATA = Vss + 0.45V


### CAPACITANCE

 $T_A = 25^{\circ}C$   $V_{CC} = V_{DD} = V_{SS} = 0V$ ,  $V_{BB} = -5V$ 


Symbol	Parameter	Тур.	Max.	Unit	Test Condition
C <sup>o</sup>	Clock Capacitance	17	25	pf	f <sub>c</sub> = 1 MHz
C <sub>FN</sub>	Input Capacitance	6	10	pf	Unmeasured Pins
COUT	Output Capacitance	10	20	pf	Returned to V <sub>SS</sub>

### NOTES:

- 1. The RESET signal must be active for a minimum of 3 clock cycles.
- 2. When DBIN is high and  $V_{IN} > V_{IH}$  an internal active pull up will be switched onto the Data Bus.
- 3.  $\Delta I$  supply  $I \Delta T_A = -0.45\% I'' C$ .







A.C. CHARACTERISTICS


CAUTION: When operating the 8080A-1 at or near full speed, care must be taken to assure precise timing compatibility between 8080A-1, 8224 and 8;

 $T_A = 0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ ,  $V_{DD} = \pm 12\text{V} \pm 5\%$ ,  $V_{CC} = \pm 5\text{V} \pm 5\%$ ,  $V_{BB} = -5\text{V} \pm 5\%$ ,  $V_{SS} = 0\text{V}$ , Unless Otherwise Noted

Symbol	Parameter	Min.	Max.	Unit	Test Condition
CY <sup>[3]</sup>	Clock Period	.32	2.0	μsec	
r, t <sub>f</sub>	Clock Rise and Fall Time	0	25	nsec	
φ1	φ <sub>1</sub> Pulse Width	50		nsec	1
φ2	$\phi_{ m Z}$ Pulse Width	145		nsec	1
01	Delay $\phi_1$ to $\phi_2$	0		n sec	1
D2	Delay $\phi_2$ to $\phi_1$	60	İ	n sec	1
t <sub>D3</sub>	Delay $\phi_1$ to $\phi_2$ Leading Edges	60		nsec	i
DA [2]	Address Output Delay From 02		150	nsec	i
DD [2]	Data Output Delay From 02	1	180	nsec	- C <sub>L</sub> = 50pf
tpc <sup>[2]</sup>	Signal Output Delay From φ <sub>1</sub> , or φ <sub>2</sub> (SYNC, WA, WAIT, HLDA)		110	nsec	] ]
t <sub>DF</sub> [2]	DBIN Delay From $\phi_2$	25	130	п ѕес	- C <sub>L</sub> = 50pf
t <sub>D1</sub> [1]	Delay for Input Bus to Enter Input Mode		tDF	nsec	1-
<sup>†</sup> DS1	Data Setup Time During o <sub>1</sub> and DBIN	10	†	nsec	- 

# TIMING WAVEFORMS [14]

(Note: Timing measurements are made at the following reference voltages: CLOCK "1" = 8.0V "0" = 1.0V; INPUTS "1" = 3.3V, "0" = 0.8V; OUTPUTS "1" = 2.0V, "0" = 0.8V.)



### A.C. CHARACTERISTICS (Continued)


 $T_A = 0^{\circ} C$  to  $70^{\circ} C$ ,  $V_{DD} = +12 V \pm 5\%$ ,  $V_{CC} = +5 V \pm 5\%$ ,  $V_{BB} = -5 V \pm 5\%$ ,  $V_{SS} = 0 V$ . Unless Otherwise Noted

Symbol	Paramete <del>r</del>	Min.	Max.	Unit	Test Condition
t <sub>DS2</sub>	Data Setup Time to $\phi_2$ During DBIN	120		nsec	
t <sub>DH</sub> [1]	Data Hold Time From $\phi_2$ During DBIN	[1]		nsec	
t <sub>(€</sub> [2]	INTE Output Delay From $\phi_2$		200	nsec	C <sub>L</sub> = 50pf
tRS	READY Setup Time During $\phi_2$	90		nsec	
<sup>t</sup> HS	HOLD Setup Time to $\phi_2$	120	 	nsec	
t <sub>IS</sub>	INT Setup Time During Q2 (During Q1 in Halt Mode)	100		nsec	
t <sub>H</sub>	Hold Time From φ <sub>2</sub> (HEADY, INT, HOLD)	0		nsec	
<sup>t</sup> FD	Delay to Float During Hold (Address and Data Bus)		120	Insec	
t <sub>AW</sub> [2]	Address Stable Prior to WR	[5]	i	n sec	-
t <sub>DW</sub> [2]	Output Data Stable Prior to WR	[6]	İ	n sec	
two[2]	Output Data Stable From WR	[7]		n sec	<u>'</u>
t <sub>WA</sub> [2]	Address Stable From WR	[7]		n sec	L C <sub>L</sub> ≈ 50pf: Address, Data C <sub>L</sub> = 50pf: WR, HLDA, DBIN
t <sub>HF</sub> [2]	HLDA to Float Delay	[8]		nsec	CL-SOME WILLIAM, DEIN
tw [2]	WR to Float Delay	[9]		n sec	
t <sub>AH</sub> [2]	Address Hold Time After DBIN During HLDA	-20		nsec	i

### NOTES:


1. Data input should be enabled with DBIN status. No bus conflict can then occur and data hold time is assured. IDH = 50 as or IDE, whichever is less.

2 Load Circuit.




3. toy = 103 + 1,02 + 102 + 102 + 102 + 1,01 > 320ns

### TYPICAL A OUTPUT DELAY VS. A CAPACITANCE



- The following are relevant when interfacing the 8080A to devices having  $V_{IH} = 3.3 V$ :
- al Maximum output rise time from .8V to 3.3V = 100ns @ CL = SPEC.
- b) Output delay when measured to 3.0V = SPEC +60ns @ C = SPEC.
- c) If C<sub>L</sub> + SPEC, add .6ns/pF if C<sub>L</sub> > C<sub>SPEC</sub>, subtract .3ns/pF If-om modified delay) if C<sub>L</sub> < C<sub>SPEC</sub>.
- tAW = 2 tCY -tO3 -tro2 -110nsec.
- If not HLDA, two \* twa \* to3 \* 1/02 \* 10ns if HLDA, two = twa = twp.
- B. tHF = tD3 + 1re2 -50ns.
- tWF = tD3 + tro2 -10ns
- 10. Data in most be stable for this period during DBIN 'T3. Both (DS) and (DS2 must be satisfied.
- 11. Heady signal must be stable for this period during T2 or Tw. (Must be externally synchronized.)
- 12. Hold signal must be stable for this period during T<sub>2</sub> or T<sub>W</sub> when entering hold mode, and during T<sub>3</sub>, T<sub>4</sub>, T<sub>5</sub> and TWH when in hold mode. (External synchronization is not required.)
- 13. Interrupt signal most be stable during this period of the lest clock cycle of any instruction in order to be recognized on the following instruction. (External synchronization is not required.)
- 14. This timing diagram shows timing relationships only; it does not represent any specific machine cycle.





# Silicon Gate MOS 8080 A-2

### SINGLE CHIP 8-BIT N-CHANNEL MICROPROCESSOR

The 8080A is functionally and electrically compatible with the Intel® 8080.


- TTL Drive Capability
- 1.5 μs Instruction Cycle
- Powerful Problem Solving Instruction Set
- Six General Purpose Registers and an Accumulator
- Sixteen Bit Program Counter for Directly Addressing up to 64K Bytes of Memory
- Sixteen Bit Stack Pointer and Stack Manipulation Instructions for Rapid Switching of the Program Environment
- Decimal, Binary and Double Precision Arithmetic
- Ability to Provide Priority Vectored Interrupts
- 512 Directly Addressed I/O Ports

The Intel® 8080A is a complete 8-bit parallel central processing unit (CPU). It is fabricated on a single LSI chip using Intel's n-channel silicon gate MOS process. This offers the user a high performance solution to control and processing applications.

The 8080A contains six 8-bit general purpose working registers and an accumulator. The six general purpose registers may be addressed individually or in pairs providing both single and double precision operators. Arithmetic and logical instructions set or reset four testable flags. A fifth flag provides decimal arithmetic operation.

The 8080A has an external stack feature wherein any portion of memory may be used as a last in/first out stack to store/ retrieve the contents of the accumulator, flags, program counter and all of the six general purpose registers. The sixteen bit stack pointer controls the addressing of this external stack. This stack gives the 8080A the ability to easily handle multiple level priority interrupts by rapidly storing and restoring processor status. It also provides almost unlimited subroutine nesting.

This microprocessor has been designed to simplify systems design. Separate 16-line address and 8-line bi-directional data busses are used to facilitate easy interface to memory and I/O. Signals to control the interface to memory and i/O are provided directly by the 8080A. Ultimate control of the address and data busses resides with the HOLD signal. It provides the ability to suspend processor operation and force the address and data busses into a high impedance state. This permits ORtying these busses with other controlling devices for (DMA) direct memory access or multi-processor operation.



### **ABSOLUTE MAXIMUM RATINGS\***

Temperature Under Bias	. 0°C to +70°C
Storage Temperature	65°C to +150°C
All Input or Output Voltages	
With Respect to V <sub>BB</sub>	-0.3V to +20V
V <sub>CC</sub> , V <sub>DD</sub> and V <sub>SS</sub> With Respect to V <sub>BB</sub>	-0.3V to +20V
Power Dissipation	1.5W

\*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### D.C. CHARACTERISTICS

 $T_{A} = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{DD} = +12V \pm 5\%$ ,  $V_{CC} = +5V \pm 5\%$ ,  $V_{BB} = -5V \pm 5\%$ ,  $V_{SS} = 0V$ , Unless Otherwise Noted.

Symbol	Parameter	Min.	Тур.	: Max.	Unit	Test Condition
VILC !	Clock Input Low Voltage	V <sub>SS</sub> -1		V <sub>SS</sub> +0.8	٧	
VIHC	Clock Input High Voltage	9.0		V <sub>DD</sub> +1	٧	
VIL	Input Low Voltage	V <sub>SS</sub> 1	:	V <sub>SS</sub> +0.8	٧	•
V <sub>IH</sub>	Input High Voltage	3.3	İ	V <sub>CC</sub> +1	٧	•
VoL	Output Low Voltage		i	0.45	٧	$\left  \frac{1}{100} \right  = 1.9 \text{mA on all outputs},$
V <sub>OH</sub>	Output High Voltage	3.7			٧	I <sub>OH</sub> = 150μA.
IDD (AV)	Avg. Power Supply Current (VDD)		40	70	mA	
CC (AV)	Avg. Power Supply Current (VCC)		60	80	mΑ	i Operation I Toy = .38µsec
BB (AVI	Avg. Power Supply Current (VBB)	·—··	.01	1	mΑ	7 - 1 (CA = 100brace
1 <sub>IL</sub>	Input Leakage			±10	μА	V <sub>SS</sub> € V <sub>IN</sub> € V <sub>CC</sub>
<sup>1</sup> cL	Clock Leakage	•		±10	μΑ	V <sub>SS</sub> ≤ VcLock ≤ V <sub>DD</sub>
DL [2]	Data Bus Leakage in Input Mode	:		-100 -2.0	μ <b>Α</b> m <b>A</b>	$\lor_{SS} \le \lor_{IN} \le \lor_{SS} + 0.8 \lor$ $\lor_{SS} + 0.8 \lor \le \lor_{IN} \le \lor_{CC}$
IFL	Address and Data Bus Leakage During HOLD	1		+10	μА	VADDR/DATA = VCC VADDR/DATA = VSS + 0.45V


### CAPACITANCE

 $T_A = 25^{\circ}C$   $V_{CC} = V_{DD} = V_{SS} = 0V$ ,  $V_{BB} = -5V$ 


Symbol	Parameter	Тур.	Max.	Unit	Test Condition
C <sub>Φ</sub>	Clock Capacitance	17	25	pf	f <sub>c</sub> = 1 MHz
CIN	Input Capacitance	6	10	pf	Unmeasured Pins
COUT	Output Capacitance	10	20	pf	Returned to V <sub>SS</sub>

### NOTES:

- 1. The RESET signal must be active for a minimum of 3 clock cycles.
- 2. When DBIN is high and  $v_{IN}>v_{IH}$  an internal active pull-up will be switched onto the Data Bus.
- 3.  $\Delta 1 \text{ supply } / \Delta T_A = -0.45\% /^{\circ} C$ .



# DATA BUS CHARACTERISTIC DURING DBIN



### SILICON GATE MOS 8080A-2


### A.C. CHARACTERISTICS

 $T_A = 0^{\circ} C$  to  $70^{\circ} C$ ,  $V_{DD} = +12 V \pm 5\%$ ,  $V_{CC} = +5 V \pm 5\%$ ,  $V_{BB} = -5 V \pm 5\%$ ,  $V_{SS} = 0 V$ , Unless Otherwise Noted

Symbol	Parameter	Min.	Max.	Unit	Test Condition
t <sub>CY</sub> [3]	Clock Period	.38	2.0	μsec	<del> </del>
t <sub>r</sub> , t <sub>f</sub>	Clock Rise and Fall Time	0	50	nsec	
t <sub>o1</sub>	→ 1 Pulse Width  →	60	1	nsec	İ
to2	o₂ Pulse Width	175		nsec	
t <sub>D1</sub>	Delay $\phi_1$ to $\phi_2$	0		nsec	
t <sub>D2</sub>	Delay 02 to 04	70		nsec	
t <sub>D3</sub>	Delay o <sub>1</sub> to o <sub>2</sub> Leading Edges	70	:	nsec	• !
t <sub>DA</sub> [2]	Address Output Delay From $\phi_2$		175	insec	100-4
DD [2]	Data Output Delay From $\phi_2$		200	nsec	- C <sub>L</sub> = 100pf
t <sub>DC</sub> [2]	Signal Output Delay From $\phi_1$ , or $\phi_2$ ISYNC, $\overline{WR}$ , $WAIT$ , $HLDA$ )		120	nsec	i
t <sub>DF</sub> [2]	DBIN Delay From 02	25	140	n sec	- C <sub>L</sub> = 50pf
t <sub>DI</sub> [1]	Delay for Input Bus to Enter Input Mode		tDF	n sec	]_
₹DS1	Data Setup Time During $\phi_1$ and DBIN	20		nsec	1

### TIMING WAVEFORMS [14]

(Note: Timing measurements are made at the following reference voltages: CLOCK "1" = 8.0V "0" = 1.0V; INPUTS "1" = 3.3V, "0" = 0.8V; OUTPUTS "1" = 2.0V, "0" = 0.8V.)




### A.C. CHARACTERISTICS (Continued)


TA = 0°C to 70°C, VDD = +12V ± 5%, VCC = +5V ± 5%, VBB = -5V ± 5%, VSS = 0V, Unless Otherwise Noted


Symbol	Parameter	Min.	Max.	Unit	Test Condition
t <sub>DS2</sub>	Data Setup Time to $\varphi_2$ During DBIN	130		nsec	
t <sub>DH</sub> [1]	Data Hold Time From φ <sub>2</sub> During DBIN	[1]		nsec	
t <sub> E</sub> [2]	INTE Output Delay From φ <sub>2</sub>		200	nsec	C <sub>L</sub> = 50pf
t <sub>RS</sub>	READY Setup Time During $\varphi_2$	90		n sec	
tHS	HOLD Setup Time to $\phi_2$	120	i	nsec	
tis	INT Setup Time During $\phi_2$ (During $\phi_1$ in Hart Mode)	100	1	n sec	
tH	Hold Time From $\phi_2$ (READY, INT, HOLD)	0		n sec	
ten	Delay to Float During Hold (Address and Data Bus)		120	nsec	
t <sub>AW</sub> [2]	Address Stable Prior to WR	[5]		nsec	<del>i</del> ¬
t <sub>DW</sub> [2]	Output Data Stable Prior to WR	[6]		nsec	
t <sub>WD</sub> [2]	Output Data Stable From WR	[7]		n sec	
tWA[2]	Address Stable From WR	[7]		□sec	C <sub>L</sub> = 100pf: Address, Data C <sub>L</sub> = 50pf: WR, HLDA, DBIN
t <sub>HF</sub> [2]	HLDA to Float Delay	(8)		nsec	CL-SOPT. WR, HEDA, DBIN
tWF [2]	WR to Float Delay	[9]		n sec	
t <sub>AH</sub> [2]	Address Hold Time After DBIN During HLDA	-20	<u> </u>	nsec	<u> </u>

### NOTES:


- 1. Data input should be enabled with DBIN status. No bus conflict can then occur and data hold time is assured
- 10H = 50 ns or top, whichever is less. 2 Load Cocurt







t<sub>1€</sub> ---



- The following are relevant when interfacing the 8080A to davices having  $V_{IM}$  = 3.3V:
  - a) Maximum output rise time from .8V to 3.3V = 100ns @ CL = SPEC.
  - b) Output datay when measured to 3.0V = SPEC +60ns @  $C_L$  = SPEC. c) If  $C_L \neq$  SPEC, add .6ns/pF if  $C_L >$  CSpEC, subtract .3ns/pF (from modified datay) if  $C_L <$  CSpEC.
- 5. tAW = 2 tCY -tD3 -tro2 -130nsec. 6. tOW = tCY -tD3 -tro2 -170nsec.
- If not HEDA, tWD = tWA = tD3 + 1re2 +10ns. If HEDA, tWD + tWA = tWE-
- 8. THE = 103 + Trop2 -50ms.
- 9. twp = tpg + tre2 -10ns
- Data in must be stable for this period during DBIN 'Tg, Both tDS1 and tDS2 must be satisfied.
- 11. Ready signal must be stable for this period during  $T_2$  or  $T_W$ . (Must be externally synchronized.)
- 12. Hold signal must be stable for this period during T<sub>2</sub> or T<sub>W</sub> when entering hold mode, and during T<sub>3</sub>, T<sub>4</sub>, T<sub>5</sub> and TWH when in hold mode, (External synchronization is not required.)
- 13. Interrupt signal must be stable during this period of the fast clock cycle of any instruction in order to be recognized on the following instruction. (Externe) synchronization is not required.)
- 14. This timing diagram shows timing relationships only; it does not represent any specific machine cycle.



# Silicon Gate MOS M8080A

# SINGLE CHIP 8-BIT N-CHANNEL MICROPROCESSOR

The M8080A is functionally compatible with the Intel® 8080


- Full Military Temperature Range -55°C to +125°C
- ±10% Power Supply Tolerance
- 2 μs Instruction Cycle
- Powerful Problem Solving Instruction Set
- Six General Purpose Registers and an Accumulator
- Sixteen Bit Program Counter for Directly Addressing up to 64K Bytes of Memory

- Sixteen Bit Stack Pointer and Stack Manipulation Instructions for Rapid Switching of the Program Environment
- Decimal, Binary and Double Precision Arithmetic
- Ability to Provide Priority Vectored Interrupts
- 512 Directly Addressed I/O Ports
- TTL Drive Capability

The Intel® M8080A is a complete 8-bit parallel central processing unit (CPU). It is fabricated on a single LSI chip using Intel's n-channel silicon gate MOS process. This offers the user a high performance solution to control and processing applications. The M8080A contains six 8-bit general purpose working registers and an accumulator. The six general purpose registers may be addressed individually or in pairs providing both single and double precision operators. Arithmetic and logical instructions set or reset four testable flags. A fifth flag provides decimal arithmetic operation.

The M8080A has an external stack feature wherein any portion of memory may be used as a last in/first out stack to store/retrieve the contents of the accumulator, flags, program counter and all of the six general purpose registers. The sixteen bit stack pointer controls the addressing of this external stack. This stack gives the M8080A the ability to easily handle multiple level priority interrupts by rapidly storing and restoring processor status. It also provides almost unlimited subroutine nesting.

This microprocessor has been designed to simplify systems design. Separate 16-line address and 8-line bi-directional data busses are used to facilitate easy interface to memory and I/O. Signals to control the interface to memory and I/O are provided directly by the M8080A. Ultimate control of the address and data busses resides with the HOLD signal. It provides the ability to suspend processor operation and force the address and data busses into a high impedance state. This permits ORtying these busses with other controlling devices for (DMA) direct memory access or multi-processor operation.



### INSTRUCTION SET

The accumulator group instructions include arithmetic and logical operators with direct, indirect, and immediate addressing modes.

Move, load, and store instruction groups provide the ability to move either 8 or 16 bits of data between memory, the six working registers and the accumulator using direct, indirect, and immediate addressing modes.

The ability to branch to different portions of the program is provided with jump, jump conditional, and computed jumps. Also the ability to call to and return from subroutines is provided both conditionally and unconditionally. The RESTART (or single byte call instruction) is useful for interrupt vector operation.

Double precision operators such as stack manipulation and double add instructions extend both the arithmetic and interrupt handling capability of the M8080A. The ability to

increment and decrement memory, the six general registers and the accumulator is provided as well as extended increment and decrement instructions to operate on the register pairs and stack pointer. Further capability is provided by the ability to rotate the accumulator left or right through or around the carry bit.

Input and output may be accomplished using memory addresses as I/O ports or the directly addressed I/O provided for in the M808DA instruction set.

The following special instruction group completes the M8080A instruction set: the NOP instruction, HALT to stop processor execution and the DAA instructions provide decimal arithmetic capability. STC allows the carry flag to be directly set, and the CMC instruction allows it to be complemented. CMA complements the contents of the accumulator and XCHG exchanges the contents of two 16-bit register pairs directly.

### Data and Instruction Formats

Data in the M8080A is stored in the form of 8-bit binary integers. All data transfers to the system data bus will be in the same format.

The program instructions may be one, two, or three bytes in length. Multiple byte instructions must be stored in successive words in program memory. The instruction formats then depend on the particular operation executed.

One Byte Instructions

TYPICAL INSTRUCTIONS

Register to register, memory reference, arithmetic or logical, rotate, return, push, pop, enable or disable Interrupt instructions

Two Byte Instructions

Immediate mode or I/O instructions

Three Byte Instructions

For the M8080A a logic "1" is defined as a high level and a logic "0" is defined as a low level.

### **INSTRUCTION SET**

### Summary of Processor Instructions

Mormonic	Description	0,	D <sub>6</sub>		1ructi Da				00	Clack ? C, cles	   Млетали	Description	۵,	D <sub>6</sub>	insti O <sub>S</sub>	D <sub>4</sub>	n Co			00	Clack Cycle
MDV-12	Move register to register	0	1	0	D	0	5	s	2	÷	RZ	46iatu Su Seta	1	1	0	0	1	9	a	0	5.11
MOV M.	Muve register to memory	0	1	1	1	0	5	S	S	:	R VZ	Refurn an no zero	1	1	0	U	0	9	C	0	5.11
MOV r, M	Maye memory to register	G	1	D	п	ŋ	1	1	C		4P	Ferum on pusitive	1	1	1	1	C	0	a	0	5 1.
HLT	Hale	Ç	1	1	1	0	1	- 1	0		RM	Ferurn on minus	1	1	1	1	1	0	0	0	5.11
MVIr	Move immediate register	G	0	0	a	T]	1	- 1	Ç		398	Reform or parity even	1	:	ı	D	1	2	C	0	5.11
MVIM	Move immediate memiry	Ü	Ç.	1	1	9	- 1	1	ÿ	17	940	Exturn on parity odd	1	1	- 1	D	e	2	0	0	5.11
IN R +	Increment register	0	Ĉ.	2	2	- 22	1	0	0	1	<b>9</b> ST	Pestar1	- 1	1	Α	Ą	Α	1	1	1	11
DCR r	Decrement register	0	0	2	- 2	D	1	0		1.	IN	- pul	- 1	1	Q	1	1	Ç	1	1	٠.
INR M	Intrement memury	Ú	0	- 1	1	Ç	1	9	3	-	TUO	Poseut	1	1	0	1	0	G	1	1	10
OCR M	Decrement memory	9	0	Ċ	I	G	1	0	1	11	· LXIS	Load immediate register	0	0	0	0	0	0	0	1	1.0
1 0 DA	Add register to A		9	9	9	0	S	S	5		:	Pair B & C									
ADC r	Add register to A with carry	1	9	9	0	!	S	5	5	4	LX C	_ pad immediate register	9	D	0	1	9	0	Ð	1	1.0
SUBr	Subtract register from 4	1	0	3	!	Э	S	5	5	4		Pair D & E									
SBB r	Subtract register from 4 with borrow	1	0	0	:	!	5	5	5	÷	. (XI H	Coad immediate register Pair H & C	5	0	1	0	0	9	o	1	.5
ANA r	And register with A	1	0	1	9	Ω	2	S	S	•	LX.SP	Load immediate stack pointer	Û	0	- 1	1	0	D	D	1	15
XRA	Exclusive Or register & 15 A	- 1	0	1	ŋ	1	2	S	5	1	PUSH B	Push register Pair B & C on	1	1	0	0	0	1	0	1	3.
OFA:	Oz register with A	1	Ü	1	1	ŋ	5	5	S	<u> </u>	1	şraçık.									
CMP	Compare register with 4	- 1	C	1	•	1	S	5	S	÷	PUSH C	Posh register Pair O & E on	1	1	e	1	0	1	D	1	11
ADO M	Add memory to 4	- 1	g	0	0	0	1	- 1	0		1	stack									
ADC M	Add memory to A with carry		3	0	۵	1	1	!	0	1	H H2U9	Puse register Pair H & L on	1	1	1	э	Ω	1	0	1	11
SUBM	Subtract memory from A	- 1	Q	Q.	- 1	G	- 1		0	1		sraek							,		
2BB M	Subtract memory Irom A with Borrow		9	0	ı	- 1	1	1	D	:	PUS# PS	Push A and Flags on track	1	1	1	ŧ	0	1	0	1	1.
ANA M	And memory with A	7	ú	- !	0	0	1	1	ū	7	PO P E	Pop register pair B & C nff	1	1	0	0	a	0	0	1	19
XRA M	Exclusive Or memor, with A	1	ú	1	Ċ		- 1	1	0	:		Stack			•	·	•	•	-		1.2
ORA M	Or memory with A	1	0	- 1	- 1	0	- 1	1	0		PQ P (;	Ptp register pair D & € ut1	1	1	U	1	g	9	a	1	10
CMP M	Compare memory with A	1	0	1		- 1	1	1	0	7	!	trage			•		-	•	-		
AÐI	Add immediate to A	1	1	0	Ð	9	1	- 1	0		<b>₽</b> 0₽ H	Ptp register gair H & L off	- 1	1	1	Ü	U	0	0	1	10
ACI	Add immediate to A with carry	1	1	0	9	1	1	1	C	•	20 P PS A	track Pop Aland Flags			1	1	0	G	a		10
SUI	Subtract immediate from A	1	1	0	1	0	1	1	Ü			ant stack									
SBI	Subtract immediate 11: - A	1	1	0	1	- 1	1	- 1	Ç.		STA	Core A direct	ij.	0	1	1	0	Ĝ	1	С	13
	with borrow										! cDA	ctad Aldirect	Ď	0	1	1	1	2	i	ů.	- 19
ANI	And immediate with A	1	1	1	ŋ	ŋ	1	1	Ç		хона	Sichange D.& €, H.B. L.	- 7	- 7	i	ò	1	ő	i	ĭ	- 4
XRI	Exclusive Or immediate with	1	1	1	9	1	1	1	C	-	XTH:	Registers Exchange top of stack H & L		1	1	0	0	· ງ	,	1	13
DRI	Or mmediate with 4	1	1	1	1	0	- 1	1	Ç	-	SPKL	- S. L. to stack gointer	1	i	i	1	ï	ó	ä	i	5
CPI	Compare immediate airn A	- 1	1	1	1	- 1	- 1	1	C		PC+L	- 5 Lip program counter	- 1	1	i	ò		5	ä	÷	5
RLC	Rotate A left	С	0	0	0	0	1	1	1	4	DADE	A3d B & C to H & L	0	ò	'n	ū		ž	ő	i	10
RRC	Rotate A right	ð	0	0	Q	1	1	1	1	4	DAGE	41d Q & E to H & L	3	ū	n	1		:	Ď	i	10
RAL	Ratate A left through carry	5	G	G	1	0	1	1	i	4	DATH	40d # & L to # & L	5	Ö	1	ď	1	Ď	Ð	1	10
BAR	Rotate A eight through	5	0	á	1	1	1	1	1	:	DAG SP	Add stack pointer to H & L	a	0	1	1	-	5	Ú	1	10
	carry										EXATS	Store A indirect	9	0	Ó	Ó	0	./ D	1	D	10
JMP	Jump unconditiona		- 1	0	a	0	G	1		13	STAKE	Store A matrect	0	0	0	Į.	n	5	!	i)	
10	Jump on carry	1	- 1	ō	1	1	0	1	0	10	LDAXE	Load A indirect	0	0	0	à	1	'n	•	D.	7
JNC	Jump on no carry	1	:	0	1	0	0		0		LDAXS	tivad A indirect	n	D	0	1	i	1	ì	U D	- 1
JZ	Jamp an zero	٠	1	0	Ó	ī	ō	i	5	15	INX B	notement 8 & Circlisters	0	0	0	0	n n	U N	1	0	5
JNZ	Jump on no zero	3	1	ō	Ü	ė	ō	i	5	14	INXD	increment B & E registers	Ü	U	0	,	U O	U O	1		
JP	Jump on positive		1	Ĭ	Ĭ.	ō	ō	1	Ď		INX -	increment H & Liregisters	0	U	u 1	ó	u D	Ú		1	5
JM	Jump on minus	1	1	1	i i	Ĭ	Ď	1	Ď	10	'NX SP		0	0	1	0			1	1	5
JPE	Jump on parity eve-	1	1	1	9	i	ð	i	ŭ		DCX B	ncrement stack pointer					0	0	1	1	5
JPO	Jump on parity odd	1	1	Ĺ	0	Ó	ð	1	ũ		00x3	Decrement B & C Decrement C & E	0	0	¢	0	!	0	1	1	5
CALL	Call unconditional	1	i	D	5	1	1	ò	1	17	DEXH	Decrement H & L	0	0	0	3	1	0	1	1	3
CC	Call on carry	1	i	n	ĭ	i	i	0	Ď	11.17	DC X SP		0	0		_	1	•	1	1	5
CNC	Call on no carry	i	i	n	- 1	ò	i	0	D	17.17		Degrement stack pointer	0	0	1	1	1	0	1	1	5
CZ	Call on zero	1	i	n	9	1	i	ñ	o o	1: 17	CMA	Complement A	0	0	1	0	1	1	1	1	4
CNZ	Call on no zero	i	i	ń	9	. 5	i	П	П	11.17	STC	Set carry	0	0		1	0	1	1	1	4
CP	Call on positive	i	i	1		ı,		П	0	11.17	CMC	complement carry	O O	0	ŀ	1	1	1	1	!	4
CM	Call on minus		i	- 1	i	1	i	0	0	11.17	DAA	Decimal adjust A	0	0	1	0	0	1	1	1	4
CPE	Call on parity even	1	i	,	Ġ	'n	i	ũ	0	11 17	SHEC	Store M.B. L. direct	0	0	1	0	0	0	1	0	16
CPD	Call on parity odd	1	i	1	0	ò	i	0	Ü	11 17	LHLD	Laad H & L direct	Ó	0	1	0	1	0	1	0	16
Я€T	Return	1	i	ď	0	1	ď	a	1	10	EI	Enable Interrupts	1	1	!	1	1	0	1	1	4
RC	Return on carry	- ;		0	1	i	0	0	ď	5 1 I	DI NOP	Dissole interrupt	l n	0	1	1	Ü	0	1	1 П	4
				· ·		- 1	u	u	· ·	2 11		No-poeration			Ù		Û				

NOTES: 1. DDD or SSS -000 B - 001 C - 010 D - 011 E - 100 H - 101 U - 110 Memory - 111 A.

<sup>2.</sup> Two possible cycle times, (5/11) indicate instruction cycles dependent on condition flags.

### M8080A FUNCTIONAL PIN DEFINITION

The following describes the function of all of the M8080A I/O pins. Several of the descriptions refer to internal timing periods.

### A<sub>15</sub>.A<sub>0</sub> (output three-state)

ADDRESS BUS; the address bus provides the address to memory (up to 64K 8-bit words) or denotes the I/O device number for up to 256 input and 256 output devices.  $A_0$  is the least significant address bit.

### D<sub>7</sub>-D<sub>0</sub> (input/output three-state)

DATA BUS; the data bus provides bi-directional communication between the CPU, memory, and I/O devices for instructions and data transfers. Also, during the first clock cycle of each machine cycle, the M8080A outputs a status word on the data bus that describes the current machine cycle.  $D_{O}$  is the least significant bit.

### SYNC (output)

SYNCHRONIZING SIGNAL; the SYNC pin provides a signal to indicate the beginning of each machine cycle.

### **DBIN** (output)

DATA BUS IN; the DBIN signal indicates to external circuits that the data bus is in the input mode. This signal should be used to enable the gating of data onto the M8080A data bus from memory or I/O.

### READY (input)

READY; the READY signal indicates to the M8080A that valid memory or input data is available on the M8080A data bus. This signal is used to synchronize the CPU with slower memory or I/O devices. If after sending an address out the M8080A does not receive a READY input, the M8080A will enter a WAIT state for as long as the READY line is low. READY can also be used to single step the CPU.

### WAIT (output)

WAIT; the WAIT signal acknowledges that the CPU is in a WAIT state.

### WR (output)

WRITE; the  $\overline{WR}$  signal is used for memory WRITE or I/O output control. The data on the data bus is stable while the  $\overline{WR}$  signal is active low ( $\overline{WR}=0$ ).


### HOLD (input)

HOLD; the HOLD signal requests the CPU to enter the HOLD state. The HOLD state allows an external device to gain control of the M8080A address and data bus as soon as the M8080A has completed its use of these buses for the current machine cycle. It is recognized under the following conditions:

- the CPU is in the HALT state.
- the CPU is in the T2 or TW state and the READY signal is active. As a result of entering the HOLD state the CPU ADDRESS BUS (A<sub>15</sub>·A<sub>0</sub>) and DATA BUS (D<sub>7</sub>·D<sub>0</sub>) will be in their high impedance state. The CPU acknowledges its state with the HOLD ACKNOWLEDGE (HLDA) pin.

### **HLDA** (output)

HOLD ACKNOWLEDGE; the HLDA signal appears in response to the HOLD signal and indicates that the data and address bus



Pin Configuration

will go to the high impedance state. The HLDA signal begins at:

- T3 for READ memory or input.
- The Clock Period following T3 for WRITE memory or OUT-PUT operation.

In either case, the HLDA signal appears after the rising edge of  $\phi_1$  and high impedance occurs after the rising edge of  $\phi_2$ .

### INTE (output)

INTERRUPT ENABLE, indicates the content of the internal interrupt enable flip/flop. This flip/flop may be set or reset by the Enable and Disable Interrupt instructions and inhibits interrupts from being accepted by the CPU when it is reset. It is automatically reset (disabling further interrupts) at time T1 of the instruction fetch cycle (M1) when an interrupt is accepted and is also reset by the RESET signal.

### (NT (input)

INTERRUPT REQUEST; the CPU recognizes an interrupt request on this line at the end of the current instruction or while halted. If the CPU is in the HOLD state or if the Interrupt Enable flip/flop is reset it will not honor the request.

### RESET (input) [1]

RESET; while the RESET signal is activated, the content of the program counter is cleared. After RESET, the program will start at location 0 in memory. The INTE and HLDA flip/flops are also reset. Note that the flags, accumulator, stack pointer, and registers are not cleared.

Vss Ground Reference

VDD +12 Volts ±10%.

Vcc +5 Volts ±10%.

VBB -5 Volts ±10%.

 $\phi_1, \phi_2 = 2$  externally supplied clock phases. (non TTL compatible)

### **ABSOLUTE MAXIMUM RATINGS\***

Temperature Under Bias	-55°C to +125°C
Storage Temperature	-65°C to +150°C
All Input or Output Voltages	
With Respect to VBB	0.3V to +20V
VCC, VDO and VSS With Respect to VBB	-0.3V to +20V.
Power Dissipation	1.7W

\*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### D.C. CHARACTERISTICS

 $T_{A} = -55^{\circ}C$  to +125°C,  $V_{DD} = +12V$  ±10%,  $V_{CC} = +5V$  ±10%,  $V_{BB} = -5V$  ±10%,  $V_{SS} = 0V$ , Unless Otherwise Noted.

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Condition
V <sub>ILC</sub>	Clock Input Low Voltage	V <sub>SS</sub> -1		V <sub>SS</sub> +0.8	V	1
V <sub>IHC</sub>	Clock Input High Voltage	8.5		V <sub>DD</sub> +1	٧	1
VIL	Input Low Voltage	V <sub>SS</sub> -1		V <sub>SS</sub> +0.8	V	
V <sub>IH</sub>	Input High Voltage	3.0		V <sub>CC</sub> +1	٧	1
VOL	Output Low Voltage			0.45	٧	   I <sub>OL</sub> = 1.9mA on all outputs,
V <sub>OH</sub>	Output High Voltage	3.7	<u> </u>		V	l <sub>OH</sub> = 150μA.
DD (AV)	Avg. Power Supply Current (VDQ)		50	80	mA	<u>ក</u> ្
CC (AV)	Avg. Power Supply Current (VCC)	_	60	100	mA	Operation
IBB (AV)	Avg. Power Supply Current (VBB)		.01	1	mA	$T_{CY} = .48 \mu\text{sec}$
IIL	Input Leakage			±10	μА	- · V <sub>SS</sub> ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>
lcL	Clock Leakage	<u> </u>		±10	μА	V <sub>SS</sub> € V <sub>CLOCK</sub> € V <sub>DD</sub>
i <sub>DL</sub> [2]	Data Bus Leakage in Input Mode			-100 -2.0	μA mA	$V_{SS} \le V_{IN} \le V_{SS} + 0.8V$ $V_{SS} + 0.8V \le V_{IN} \le V_{CC}$
F[	Address and Data Bus Leakage During HOLD			+10 -100	μА	VADDR/DATA = VCC VADDR/DATA = VSS + 0.45V


### CAPACITANCE

 $T_{\Delta} = 25^{\circ}C$   $V_{CC} = V_{DD} = V_{SS} = 0V, V_{BB} = -5V$ 


Symbol	Parameter	Тур.	Max.	Unit	Test Condition
C <sub>Ø</sub>	Clock Capacitance	17	25	pf	f <sub>c</sub> = 1 MHz
CIN	Input Capacitance	6	10	pf	Unmeasured Pins
COUT	Output Capacitance	10	20	ρf	Returned to V <sub>SS</sub>

### NOTES:

- 1. The RESET signal must be active for a minimum of 3 clock cycles.
- 2. When DBIN is high and  $V_{1N} \ge V_{1H}$  an internal active pull up will be switched onto the Data Bus.
- 3. Δ1 supply / ΔT<sub>A</sub> = -0.45%/°C.



### DATA BUS CHARACTERISTIC DURING DBIN



### SILICON GATE MOS M8080A


### A.C. CHARACTERISTICS

 $T_{A} = -55^{\circ}C$  to +125°C,  $V_{DD} = +12V$  ±10%,  $V_{CC} = +5V$  ±10%,  $V_{BB} = -5V$  ±10%,  $V_{SS} = 0V$ , Unless Otherwise Noted.

Symbol	Parameter	Min.	Max.	Unit	Test Condition
t <sub>CY</sub> (3)	Clack Period	0.48	2.0	μsec	
t <sub>r</sub> , t <sub>f</sub>	Clock Rise and Fall Time	0	50	nsec	
<sup>t</sup> φ1	∮1 Pulse Width	60	<del>.</del>	пѕес	
φ2	φ <sub>2</sub> Pulse Width	220	:	nsec	
t <sub>D1</sub>	Delay o <sub>1</sub> to $\phi_2$	0		n sec	
t <sub>D2</sub>	Delay $\phi_2$ to $\phi_1$	80	ř	nsec	
tD3	Delay 01 to 02 Leading Edges	80		nsec	
t <sub>DA</sub> [2]	Address Output Delay From $\phi_2$	-	200	nsec	<b>!</b>
t <sub>DD</sub> [2]	Data Output Delay From $\phi_2$	•	220	nsec	
<sup>t</sup> DC <sup>[2]</sup>	Signal Output Delay From $\phi_1$ , or $\phi_2$ (SYNC, $\overline{\text{WR}}$ , WAIT, HLDA)	•	140	nsec	
t <sub>DF</sub> [2]	DBIN Delay From $\phi_2$	: 25	150	nsec	– C <sub>L</sub> = 50pf
t <sub>D(</sub> [1]	Delay for Input Bus to Enter Input Mode	!	tOF	nsec	
t <sub>DS1</sub>	Data Setup Time During $\phi_1$ and DBIN	30	<u>i</u>	nsec	

# TIMING WAVEFORMS [14]

(Note: Timing measurements are made at the following reference voltages: CLOCK "1" = 7.0V, "0" = 1.0V; INPUTS "1" = 3.0V, "0" = 0.8V; OUTPUTS "1" = 2.0V, "0" = 0.8V.)



### SILICON GATE MOS M8080A


### A.C. CHARACTERISTICS (Continued)


 $T_A = -55^{\circ}C$  to  $+125^{\circ}C$ ,  $V_{DD} = +12V \pm 10\%$ ,  $V_{CC} = +5V \pm 10\%$ ,  $V_{BB} = -5V \pm 10\%$ ,  $V_{SS} = 0V$ , Unless Otherwise Noted.


Symbol	Parameter	Min.	Max.	Unit	Test Condition
tos2	Data Setup Time to $\phi_2$ During DBIN	130		nsec	
t <sub>DH</sub> [1]	Data Hold Time From φ <sub>2</sub> During DBIN	50		n sec	
t <sub>(E</sub> (2)	INTE Output Delay From $\phi_2$	!	200	n sec	C <sub>L</sub> = 50pf
<sup>t</sup> AS	READY Setup Time During $\phi_2$	120		n sec	_
tHS	HOLD Setup Time to $\phi_2$	140		nsec	
t <sub>IS</sub>	INT Setup Time During Q2 (During Q1 in Halt Mode)	120	· ·	n sec	
<sup>[</sup> H	Hold Time From \$\phi_2 (READY, INT, HOLD)	0		n sec	
t <sub>FD</sub>	Delay to Float Ouring Hold (Address and Data Bus)		130	nsec	
1 <sub>AW</sub> [2]	Address Stable Prior to WR	(5)		n sec	
t <sub>DW</sub> <sup>[2]</sup>	Output Data Stable Prior to WR	(6)		nsec	
two[2]	Output Data Stable From WR	[7]	. <del>-</del> -	nseç	
twa[2]	Address Stable From WR	[7]		n sec	_ C <sub>L</sub> =50pf
t <sub>HF</sub> [2]	HLDA to Float Delay	[8]		nsec	
twF [2]	WR to Float Delay	[9]	_	nsec	
t <sub>AH</sub> [2]	Address Hold Time After DBIN During HLDA	-20		n sec	


### NOTES

- 1. Data input should be enabled with DBIN status. No bus conflict can then occur and data hold time is assured. IDH = 50 ns or tDF, whichever is less.
  - 2. Load Circuit.










- The following are relevant when interfacing the M8080A to devices having  $V_{IH}$  = 3.3Va) Maximum output rise time from .8V to 3.3V = 100ns @ Ct = 5PEC
- b) Output datay when measured to 3.0V = SPEC +80ns @ C \_ = SPEC. c) If CL # SPEC, add .6ns/pF if CL > CSPEC, subtract 3ns/pF (from modified delay) if CL < CSPEC
- 5 IAW = 2 ICY -103 -tro2 -140nsec.
- 10W = 1CY -1D3 -1ro2 -170nsec
- If not HLDA, two = twa = to3 + tro2 +10ns, If HLDA, two = twa = twe 8. tHF = 103 + 1:02 -50ns.
- 9. tws = 103 + tro2 -10ns
- 10. Data in must be stable for this period during DBIN 'Tg. Both tDS1 and tDS2 must be satisfied.
- 11. Ready signal must be stable for this period during T<sub>2</sub> or T<sub>W</sub>. (Must be externally synchronized.)
- 12. Hold signal must be stable for this period during  $T_2$  or  $T_{VV}$  when entering hold mode, and during  $T_3$ ,  $T_4$ ,  $T_5$ and TWH when in hold mode, (External synchronization is not required.)
- 13. Interrupt signal must be stable during this period of the last clock cycle of any instruction in order to be recognized on the following instruction. (External synchronization is not required.) 14. This timing diagram shows timing relationships only: it does not represent any specific machine cycle

Microcomputer tems

**ROMs** 

8702A 8302 8704 8308 8708 8316A



# Silicon Gate MOS 8702A

# 2048 BIT ERASABLE AND ELECTRICALLY REPROGRAMMABLE READ ONLY MEMORY

- Access Time 1.3 μsec Max.
- Fast Programming 2 Minutes for All 2048 Bits
- Fully Decoded, 256 x 8 Organization
- Static MOS No Clocks Required
- Inputs and Outputs TTL Compatible
- Three-State Output OR-Tie Capability
- Simple Memory Expansion Chip Select Input Lead


The 8702A is a 256 word by 8 bit electrically programmable ROM ideally suited for microcomputer system development where fast turn-around and pattern experimentation are important. The 8702A undergoes complete programming and functional testing on each bit position prior to shipment, thus insuring 100% programmability.

The 8702A is packaged in a 24 pin dual-in line package with a transparent quartz lid. The transparent quartz lid allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written into the device. This procedure can be repeated as many times as required.

The circuitry of the 8702A is entirely static; no clocks are required.

A pin-for-pin metal mask programmed ROM, the Intel 8302, is ideal for large volume production runs of systems initially using the 8702A.

The 8702A is fabricated with silicon gate technology. This low threshold technology allows the design and production of higher performance MOS circuits and provides a higher functional density on a monolithic chip than conventional MOS technologies.



"THIS PIN IS THE DATA INPUT LEAD DURING PROGRAMMING.

### PIN NAMES

A <sub>D</sub> A <sub>7</sub>	ADDRESS INPUTS
टड	CHIP SELECT INPUT
DO1- DO2	DATA QUIPUTS

### PIN CONNECTIONS

The external lead connections to the 8702A differ, depending on whether the device is being programmed (1) or used in read mode. (See following table.)

PIN	12 (V <sub>CC</sub> )	13 (Program)	14 (CS)	15 (V <sub>BB</sub> )	16 {V <sub>GG</sub> }	22 (V <sub>CC</sub> )	23 (V <sub>CC</sub> )
Read	Vcc	V <sub>CC</sub>	GND	v <sub>cc</sub>	, V <sub>GG</sub>	Vcc	V <sub>CC</sub>
Programming	GND	Program Pulse	GND	V <sub>BB</sub>	Pulsed V <sub>GG</sub> (V <sub>IL4P</sub> )	GND	GND

### **ABSOLUTE MAXIMUM RATINGS\***

Ambient Temperature Under Bias 0°C to +70°C
Storage Temperature65 °C to +125 °C
Soldering Temperature of Leads (10 sec) +300°C
Power Dissipation 2 Watts
Read Operation: Input Voltages and Supply
Voltages with respect to V <sub>CC</sub> +0.5V to -20V
Program Operation: Input Voltages and Supply
Voltages with respect to V <sub>CC</sub>

### \*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

### **READ OPERATION**

### D.C. AND OPERATING CHARACTERISTICS

 $T_A = 0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ ,  $V_{CC} = +5\text{V} \pm 5\%$ ,  $V_{DD} = -9\text{V} \pm 5\%$ ,  $V_{GG}^{(2)} = -9\text{V} \pm 5\%$ , unless otherwise noted.

SYMBOL	TEST	MIN.	TYP.(3)	MAX,	UNIT	CONDITIONS	
ال	Address and Chip Select Input Load Current			10	μA	V <sub>IN</sub> = 0.0V	
I <sub>LQ</sub>	Output Leakage Current	[		10	μA	V <sub>DUT</sub> = 0.0V, CS - V <sub>CS</sub> -2	
1000	Power Supply Current		5	10	mA	V <sub>GG</sub> =V <sub>CC</sub> , <del>CS</del> =V <sub>CC</sub> -2 I <sub>OL</sub> = 0.0mA . T <sub>A</sub> = 25°C	
1001	Power Supply Current		35	50	mA.	CS=V <sub>CC</sub> -2   I <sub>OL</sub> =0.0mA , T <sub>A</sub> - 25°C	
<sup>1</sup> 002	Power Supply Current		32	46	mA	CS=0.0   lot =0.0mA   T <sub>A</sub> = 25°C	
I <sub>DD3</sub>	Power Supply Current		38.5	60	mA	\[ \overline{CS} = V_{CG} - 2 \] \[ I_{OL} = 0.0 mA \tau T_A = 0 \circ C \]	Continuous Operation
CF1	Output Clamp Current		8	14	m A	V <sub>OUT</sub> = -1.0V, T <sub>A</sub> = 0°C	
I <sub>CF2</sub>	Output Clamp Current			13	mA	V <sub>OUT</sub> = -1.0V, T <sub>A</sub> = 25°C	J
lgg	Gate Supply Current			10	: µA	1	
V <sub>I L 1</sub>	Input Low Voltage for TTL Interface	-1.0		0.65	V		
V <sub>IL2</sub>	Input Low Voltage for MOS Interface	VDD	<b></b>	V <sub>CC</sub> −6	V		
VIH	Address and Chip Select Input High Voltage	V <sub>CC</sub> -2		V <sub>CC</sub> +0.3	V		
lou	Output Sink Current	1.6	4		mA	V <sub>OUT</sub> = 0.45V	
V <sub>OL</sub>	Output Low Voltage	†···	/	0.45	V	I <sub>OL</sub> = 1.6mA	
v <sub>он</sub>	Output High Voltage	3.5			V	I <sub>OH</sub> " –200 μA	

Note 1: In the programming mode, the data inputs 1~8 are pins 4−11 respectively. CS ≠ GND.

Note 2: VGG may be clocked to reduce power dissipation. In this mode average (pp increases in proportion to VGG duty cycle. (See p. 5)

Note 3: Typical values are at nominal voltages and TA = 25°C.

### A.C. CHARACTERISTICS

 $T_A$  = 0°C to +70°C,  $V_{CC}$  = +5V ±5%,  $V_{DD}$  = -9V ±5%,  $V_{GG}$  = -9V ±5% unless otherwise noted

SYMBOL	TEST	MINIMUM	TYPICAL	MAXIMUM	UNIT
Freq.	Repetition Rate			1	MHz
t <sub>OH</sub>	Previous read data valid			100	ПS
TACC	Address to output delay			1.3	μs
<sup>t</sup> DVGG	Clocked V <sub>GG</sub> set up	1.0			μς
tcs	Chip select delay	<del> </del>	i	400	ns
tco	Output delay from CS	•		900	ns
top	Output deselect	1		400	П\$
tонс	Data out hold in clocked V <sub>GG</sub> mode (Note 1)			5	μs

Note 1. The output will remain valid for to HC as long as clocked VGG is at VCC. An address change may occur as soon as the output is sensed clocked VGG may still be at VCCI. Data becomes invalid for the old address when clocked VGG is returned to VGG.

### CAPACITANCE\* T<sub>A</sub> = 25°C

SYMBOL	TEST	MINIMUM	TYPICAL	MAXIMUM	UNIT	CONDITIONS
CIN	Input Capacitance		8	15	pF	V <sub>N</sub> = V <sub>CC</sub> All
Cout	Output Capacitance	•••	10	15	pF	CS = V <sub>CC</sub> unused pins
Cvge	V <sub>GG</sub> Capacitance (Clocked V <sub>GG</sub> Mode)	I		30	ρF	$\begin{array}{c} V_{OUT} = V_{CC} \\ V_{GG} = V_{CC} \end{array} \qquad \begin{array}{c} \text{are at A.C.} \\ \text{ground} \end{array}$


<sup>\*</sup> This parameter is periodically sampled and is not 100% tested.

### SWITCHING CHARACTERISTICS


### Conditions of Test:

Input pulse amphtudes: 0 to 4V,  $t_{\rm a}$ ,  $t_{\rm p} \le 50$  ns. Output load is 1 TTL gate, measurements made at output of TTL gate ( $t_{\rm PD} \le 15$  ns)

### A) Constant $V_{GG}$ Operation




### B) Clocked V<sub>GG</sub> Operation





NOTE 1. The output will remain valid for rOMC as one exclocked VGG is at VGC. An address mange may occur as room as the output is sensed isolated by VGG may still be at VGC. Data hecomes invalid for the old address when clocked VGG is returned to VGG.


NOTE 2. If CS makes a transition from VIII to V M while clocked VGG is at VGG, then deselection of outlid occurs at 100 as shown in static operation with constant VGG.

### TYPICAL CHARACTERISTICS













OUTPUT SINK CURRENT









### PROGRAMMING OPERATION

### D.C. AND OPERATING CHARACTERISTICS FOR PROGRAMMING OPERATION

 $T_A = 25^{\circ}$  C,  $V_{CC} = 0$ V,  $V_{BB} = +12$ V  $\pm$  10%,  $\overline{CS} = 0$ V unless otherwise noted

SYMBOL	TEST	MIN.	TYP.	MAX.	UNIT	CONDITIONS
ار به	Address and Data Input Load Current	:		10	mA	V <sub>IN</sub> = -48V
1 <sub>.12</sub> P	Program and V <sub>GG</sub> Load Current			10	mA	V <sub>IN</sub> = -48V
le e	V <sub>BB</sub> Supply Load Current		.05		mA	
DDP.17	Peak I <sub>DO</sub> Supply Load Current		200		mA	$V_{DD} = V_{p/eq} = -48V$ $V_{GG} = -35V$
VIHP	Input High Voltage			0.3	· · · · v	
VILIP	Pulsed Data Input Low Voltage	<b>-46</b>	<u> </u>	-48	v -	•••
V, 126	Address Input Low Voltage	-40	-	-48	V	<del>:</del>
V <sub>3P</sub>	Pulsed Input Low V <sub>DO</sub> and Program Voltage	-46	1	-48	V	 
V <sub>I_4P</sub>	Pulsed Input Low V <sub>GG</sub> Voltage	-35		-40	V	

Note 1: 1ppp flows only during Vpp, Vgg on time, 1ppp should not be allowed to exceed 300 mA for greater than 100 uses. Average power supply current topp is typically 40 mA at 20% duty cycle.

### A.C. CHARACTERISTICS FOR PROGRAMMING OPERATION

 $T_{AMBIENT} = 25^{\circ} C$ ,  $V_{CC} = 0V$ ,  $V_{BB} = + 12V \pm 10\%$ ,  $\overline{CS} = 0V$  unless otherwise noted

SYMBOL	TEST	MIN.	TYP,	MAX.	UNIT	CONDITIONS
	Duty Cycle (V <sub>DD</sub> , V <sub>GG</sub> )			20	%	
<sup>1</sup> oPW	Program Pulse Width	•		3	ms	V <sub>GG</sub> = -35V, V <sub>DD</sub> = V <sub>prog</sub> = -48V
<sup>t</sup> DW	Data Set Up Time	25			μs	
<sup>t</sup> DH	Data Hold Time	10			μs	····
t <sub>vw</sub>	V <sub>DD</sub> , V <sub>GG</sub> Set Up	100			μs	
t <sub>VD</sub>	V <sub>DD</sub> , V <sub>GG</sub> Hold	10		100	μς	
t <sub>ACW</sub> (2)	Address Complement Set Up	25			μς	
<sup>t</sup> ACH <sup>(2)</sup>	Address Complement Hold	25	-		μς	
t <sub>ATW</sub>	Address True Set Up	10		-	μs	
t <sub>ATH</sub>	Address True Hold	10			μs	·

Note 2. All 8 address bits must be in the complement state when pulsed V<sub>DD</sub> and V<sub>GG</sub> move to their negative levels. The addresses (0 through 255) must be programmed as shown in the timing diagram for a minimum of 32 times,


### SWITCHING CHARACTERISTICS FOR PROGRAMMING OPERATION

### PROGRAM OPERATION

Conditions of Test:

Input pulse rise and fall times  $\leq 1\mu sec$ CS = OV

### PROGRAM WAVEFORMS



### PROGRAMMING OPERATION OF THE 8702A

						ADD	RESS			
When the Dats Input for the Program Mode is:	<ul> <li>Then the Data Output during the Read Mode is:</li> </ul>	WORD	A7	A6	A <sub>5</sub>	A4	Α3	A <sub>2</sub>	A <sub>1</sub>	AO
		0	0	0	0	0	0	0	0	0
Vulip = ~ -48V oulsed	Logic 1 = VOH = 'P' on tape	1	0	0	0	0	0	0	0	1
101	E-28/10 1 10M 1 21/10Pc		1		ļ	-			-	
		į	Ī	Ì	1	1			1	
V <sub>IHP</sub> = ~ 0∨	Fodic 0 = A <sup>OF</sup> = "M, ou tabe	255	1	1	1	1	1	1	1	1

Address Logic Level Ouring Read Mode:

Logic  $0 = V_{1L} (\sim .3V)$ 

Logic 1 = V<sub>IH</sub> ( ~ 3V)

Address Logic Level During Program Mode: Logic 0 = V<sub>FL2P</sub> (~-40V) Logic 1 • V<sub>FHP</sub> (~0V)

# PROGRAMMING INSTRUCTIONS FOR THE 8702A

### I. Operation of the 8702A in Program Mode

Initially, all 2048 bits of the ROM are in the "0" state (output low). Information is introduced by selectively programming "1"s (output high) in the proper bit locations.

Word address selection is done by the same decoding circuitry used in the READ mode (see table on page 6 for logic levels). All 8 address bits must be in the binary complement state when pulsed  $V_{op}$  and  $V_{op}$  move to their negative levels. The addresses must be held in their binary complement state for a minimum of 25  $\mu sec$  after  $V_{co}$  and  $V_{co}$ have moved to their negative levels. The addresses must then make the transition to their true state a minimum of 10 risec before the program pulse is applied. The addresses should be programmed in the sequence 0 through 255 for a minimum of 32 times. The eight output terminals are used as data inputs to determine the information pattern in the eight bits of each word. A low data input level (-48V) will program a "1" and a high data input level (ground) will leave a "0" (see table on page 6). All eight bits of one word are programmed simultaneously by setting the desired bit information patterns on the data input terminals.

During the programming,  $V_{\text{GS}}$ ,  $V_{\text{GS}}$  and the Program Pulse are pulsed signals.

# II. Programming of the 8702A Using Intel <sup>9</sup>Microcomputers

Intel provides low cost program development systems which may be used to program its electrically programmable ROMs. Note that the programming specifications that apply to the 8702A are identical to those for Intel's 1702A.

### A. Intellec®

The Intellec series of program development systems, the intellec 8/Mod 8 and intellec 8/Mod 80, are used as program development tools for the 8008 and 8080 microprocessors respectively. As such, they are equipped with a PROM programmer card and may be used to program Intel's electrically programmable and ultraviolet erasable ROMs.

An ASR-33 teletype terminal is used as the input device. Through use of the Intellec software system monitor, programs to be loaded into PROM may be typed in directly or loaded through the paper tape reader. The system monitor allows the program to be reviewed or altered at will prior to actually programming the PROM. For more complete information on these program development systems, refer to the Intel Microcomputer Catalog or the Intellec Specifications.

B. Users of the SIM8 microcomputer programming systems may also program the 8702A using the MP7-03 programmer card and the appropriate control ROMs: SIM8 system—Control ROMs A0860, A0861 and A0863.

### III. 8702A Erasing Procedure

The 8702A may be erased by exposure to high intensity short-wave ultraviolet light at a wavelength of 2537A. The recommended integrated dose (i.e., UV intensity x exposure time) is 6W-sec/cm2. Examples of ultraviolet sources which can erase the 8702A in 10 to 20 minutes are the Model UVS-54 and Model S-52 short-wave ultraviolet lamos manufactured by Ultra-Violet Products, Inc. (5114 Walnut Grove Avenue, San Gabriel, California). The lamps should be used without short-wave filters, and the 8702A to be erased should be placed about one inch away from the lamp tubes.

# Silicon Gate MOS 8708/8704

# 8192/4096 BIT ERASABLE AND ELECTRICALLY REPROGRAMMABLE READ ONLY MEMORY


- 8708 1024x8 Organization
- 8704 512x8 Organization
- Fast Programming Typ. 100 sec. For All 8K Bits
- Low Power During Programming
- Access Time 450 ns
- Standard Power Supplies +12V, ±5V
- Static No Clocks Required
- Inputs and Outputs TTL Compatible During Both Read and Program Modes
- Three-State Output OR-Tie Capability

The Intel 8708/8704 are high speed 8192/4096 bit erasable and electrically reprogrammable ROM's (EPROM) ideally suited where fast turn around and pattern experimentation are important requirements.

The 8708/8704 are packaged in a 24 pin dual-in-line package with transparent lid. The transparent lid allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written into the devices.

A pin for pin mask programmed ROM, the Intel®8308, is available for large volume production runs of systems initially using the 8708.

The 8708/8704 is fabricated with the time proven N-channel silicon gate technology.



### Absolute Maximum Ratings\*

Temperature Under Bias25°C to +85°	c
Storage Temperature65°C to +125°	
All Input or Output Voltages with Respect to VBB	
{except Program	٧
Program Input to V <sub>BB</sub>	٧
Supply Voltages V <sub>CC</sub> and V <sub>SS</sub> with Respect to V <sub>BB</sub> +15V to -0.3	٧
V <sub>DD</sub> with Respect to V <sub>BB</sub> +20V to -0.3	
Power Dissipation	W

### \*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# READ OPERATION D.C. and Operating Characteristics

 $T_{A} = 0^{\circ} C$  to  $70^{\circ} C$ ,  $V_{CC} = +5 V \pm 5\%$ ,  $V_{DD} = +12 V \pm 5\%$ ,  $V_{BB} = -5 V \pm 5\%$ ,  $V_{SS} = 0 V$ , Unless Otherwise Noted.

Symbol	Parameter	Min.	Typ.[1]	Max.	Unit	Conditions
ارا	Address and Chip Select Input Load Current			10	μА	V <sub>IN</sub> = 5.25V
اده	Output Leakage Current			10	μΑ	V <sub>OUT</sub> = 5.25V, CS/WE = 5V
סס	V <sub>DD</sub> Supply Current		50	65	mΑ	Worst Case Supply Currents:
l <sub>cc</sub>	V <sub>CC</sub> Supply Current		6	10	mA	All Inputs High
lee	V <sub>BB</sub> Supply Current		. 30	45	mA	CS/WE = 5V; TA = 0°C
V <sub>IL</sub>	Input Low Voltage	V <sub>SS</sub>		0.65	V	· <del>-</del> :-
V <sub>IH</sub>	Input High Voltage	3.0		V <sub>CC</sub> +1	V	
VQL	Output Low Voltage	:		0.45	٧	l <sub>OL</sub> = 1.6mA
V <sub>OH1</sub>	Output High Voltage	3.7			٧	I <sub>OH</sub> = -100μA
V <sub>OH2</sub>	Output High Voltage	2.4			V	I <sub>OH</sub> = -1mA
Po	Power Dissipation			800	mW	T <sub>A</sub> = 70°C

NOTES: 1. Typical values are for TA = 25°C and nominal supply voltages.

<sup>2.</sup> The program input (Pin 18) may be tied to VSS or VCC during the read mode.

### A.C. Characteristics

 $T_{A} = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{CC} = +5V$  ±5%,  $V_{DD} = -12V$  ±5%,  $V_{BB} = -5V$  ±5%,  $V_{SS} = 0V$ , Unless Otherwise Noted.

Symbol	Parameter	Min.	Тур.	Max.	Unit
tACC	Address to Output Delay		280	450	ns
tco	Chip Select to Output Delay			120	ns
tor	Chip De-Select to Output Float	0		120	ns
tон	Address to Output Hold	0			ns

### Capacitance<sup>[1]</sup> T<sub>A</sub> = 25°€, f = 1MHz

Symbol	Parameter	Тур.	Max.	Unit	Conditions
CIN	Input Capacitance	4	6	рF	V <sub>IN</sub> =0V
COUT	Output Capacitance	8	12	ρF	V <sub>DUT</sub> ≖0V

Note 1. This parameter is periodically sampled and not 190% tested.

### A.C. Test Conditions:


Output Load: 1 TTL gate and C<sub>L</sub> = 100pF

Input Rise and Fall Times: ≤20ns

Timing Measurement Reference Levels: 0.8V and 2,8V for inputs; 0,8V and 2.4V for outputs

Input Polse Levels: 0,65V to 3,0V

### Waveforms



### PROGRAMMING OPERATION

### **Description**

Initially, and after each erasure, all bits of the 8708/8704 are in the "1" state (Output High). Information is introduced by selectively programming "0" into the desired bit locations.

The circuit is set up for programming operation by raising the  $\overline{\text{CS}}$ WE input (Pin 20) to +12V. The word address is selected in the same manner as in the read mode. Data to be programmed are presented, 8-bits in parallel, to the data output lines  $\{O_1 \cdot O_8\}$ . Logic levels for address and data lines and the supply voltages are the same as for the read mode. After address and data set up one program pulse  $\{V_P\}$  per address is applied to the program input (Pin 18). One pass through all addresses to be programmed is defined as a program loop. The number of loops  $\{N\}$  required is a function of the program pulse width  $\{t_{PW}\}$  according to  $N \times t_{PW} \ge 100$  ms.

For program verification, program loops and read loops may be alternated as shown in waveform B.

### **Program Characteristics**

TA = 25°C, VCC = +5V ±5%, VDD = +12V ±5%, VBB = -5V ±5%, VSS = 0V, CS/WE = +12V, Unless Otherwise Noted.

Symbol	Parameter	Min,	Typ.	Max.	Units
IAS	Address Setup Time	10	1		μs
tcss	CS/WE Setup Time	10	<u>†                                     </u>		μς
t <sub>D\$</sub>	Data Setup Time	10	i		μ5
<sup>t</sup> ah	Address Hold Time	1			μs
tсн	CS/WE Hold Time	.5			μs
<sup>t</sup> рн	Data Hold Time	1			μς
t <sub>DF</sub>	Chip Deselect to Output Float Delay	0		120	ns
DPA .	Program To Read Delay			10	J15
tpW	Program Pulse Width	.1	1	1.0	ms.
t <sub>PR</sub>	Program Pulse Rise Time	.5		2.0	μs
t <sub>PF</sub>	Program Pulse Fall Time	.5	1	2.0	μs
ما	Programming Current		10	20	mA
V <sub>P</sub>	Program Pulse Amplitude	25	!	27	v

NOTE: Intels standard product warranty applies only to devices programmed to specifications described herein.

# **Erasing Procedure**


The 8708/8704 may be erased by exposure to high intensity short-wave ultraviolet light at a wavelength of 2537Å. The recommended integrated dose. (i.e., UV intensity x exposure time) is 10W-sec/cm<sup>2</sup>. Examples of ultraviolet sources which can erase the 8708/8704 in 20 to 30 minutes are the Model UVS-54 and Model S-52 short-wave ultraviolet lamps manufactured by Ultra-Violet Products, Inc. (5114 Walnut Grove Avenue, San Gabriel, California). The lamps should be used without short-wave filters, and the 8708/8704 to be erased should be placed about one inch away from the lamp tubes.

### Waveforms


(Logic levels and timing reference levels same as in the Read Mode unless noted otherwise.)

### A) Program Mode


CS/WE = +12V





### B) Read/Program/Read Transitions





# Typical Characteristics (Nominal supply voltages unless otherwise noted):













# Silicon Gate MOS 8302

# 2048 BIT MASK PROGRAMMABLE READ ONLY MEMORY

- Access Time —1 µsec Max.
- Fully Decoded, 256 x 8 Organization
- Inputs and Outputs TTL Compatible
- Three-State Output OR-Tie Capability

- Static MOS No Clocks Required
- Simple Memory Expansion Chip Select Input Lead
- 24-Pin Dual-In-Line Hermetically Sealed Ceramic Package

The Intel<sup>®</sup>8302 is a fully decoded 256 word by 8 bit metal mask ROM. It is ideal for large volume production runs of microcomputer systems initially using the 8702A erasable and electrically programmable ROM. The 8302 has the same pinning as the 8702A.

The 8302 is entirely static — no clocks are required. Inputs and outputs of the 8302 are TTL compatible. The output is three-state for OR-tie capability. A separate chip select input allows easy memory expansion. The 8302 is packaged in a 24 pin dual-in-line hermetically sealed ceramic package.

The 8302 is fabricated with p-channel silicon gate technology. This low threshold allows the design and production of higher performance MOS circuits and provides a higher functional density on a monolithic chip than conventional MOS technologies.

### $\neg v_{oo}$ ع٤٧ [ $\neg v_{cc}$ DATA OUT 1 4 ILSBI DATA OUT 27 20 DATA OUT 3 - As 8302 DATA OUT 4 Α6 18 DATA OUT 5 ٦Δ, $\neg v_{co}$ DATA OUT 6 □N C DATA OUT 7 DATA OUT 8 ٦čš ٦ĸc Vec | 12

PIN CONFIGURATION

# BLOCK DIAGRAM DATA OUT 1 DATA OUT 8 ---- OUTPUT BUFFERS 2048 BIT ROM MATRIX 1256 X 81 DECODER INPUT DRIVERS

A<sub>0</sub> A<sub>1</sub>

PIN NAMES

Ao A7	ADDRESS INPUTS
ĊŚ	CHIP SELECT INPUT
DO1- DO8	DATA OUTPUTS

### **Absolute Maximum Ratings\***

Ambient Temperature Under Bias	0°C to +70°C
Storage Temperature	-65°C to +125°C
Soldering Temperature of Leads (10 sec) .	+300°C
Power Dissipation	2 Watts
Input Voltages and Supply	
Voltages with respect to Von	+0.5V to -20V

### \*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

### **READ OPERATION**

# D.C. and Operating Characteristics

 $T_A = 0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ ,  $V_{CC} = +5V \pm 5\%$ ,  $V_{DD} = -9V \pm 5\%$ ,  $V_{GG}^{(11)} = +9V \pm 5\%$ , unless otherwise noted.

SYMBOL	TEST	MtN.	TYP[2]	MAX.	TINU	CONDITIONS	
١,,	Address and Chip Select Input Load Current			1	μA	V <sub>th</sub> = 0.0V	
ILC	Output Leakage Current			1	μА	V <sub>OUT</sub> = 0.0V, <del>CS</del> = V <sub>CC</sub> -2	
lado	Power Supply Current		5	10	πА	· V <sub>GG</sub> =V <sub>CC</sub> , <del>CS</del> =V <sub>CC</sub> -2 · I <sub>OL</sub> = 0.0mA.T <sub>A</sub> = 25°C	
logi	Power Supply Current		35	50	mΑ	CS = V <sub>CC</sub> = 2   I <sub>OL</sub> = 0.0mA , T <sub>A</sub> = 25 °C	
l <sub>OD2</sub>	Power Supply Current	<del>:</del>	32	46	mΑ	CS=0.0 I <sub>OL</sub> ÷0.0mA , T <sub>A</sub> = 25°C	Continuous
1203	Power Supply Current		38.5	60	. mA	- CŠ=V <sub>CC</sub> -2 - I <sub>DL</sub> =0.0mA , T <sub>A</sub> = 0°C	Operation
l <sub>CF1</sub>	Output Clamp Current	<u> </u>	8	14	mA	V <sub>OUT</sub> = 1.0V, T <sub>A</sub> = 0°C	
CF2	Output Clamp Current			13	mA	V <sub>OUT</sub> = -1.0V, T <sub>A</sub> = 25°C	j
142	Gate Supply Current	T		1	μА		
V <sub>IL1</sub>	Input Low Voltage for TTL Interface	1.0		0.65	V		
V <sub>IL2</sub>	Input Low Voltage for MOS Interface	V <sub>DD</sub>		V <sub>CC</sub> −6	V		
V. <sub>F</sub>	Address and Chip Select Input High Voltage	V <sub>CC</sub> -2		V <sub>CC</sub> +0.3	V		
	Output Sink Current	16	4		mA	V <sub>OUT</sub> = 0.45V	
I <sub>OH</sub>	Output Source Current	-2.0			mA.	. V <sub>OUT</sub> = 0.0V	
v <sub>ol</sub>	Output Low Voltage	1	7	0.45	V	I <sub>OL</sub> = 1.6mA	
VoH	Output High Voltage	3.5	4.5		V	t <sub>OH</sub> ÷ = 100 μA ·	

Note 1. Mgg may be crocked to reduce power dissipation, the this mode average Ipg increases in proportion to Vigig duty cycle

Note 2. Tripical values are at nominal voltages and T<sub>A</sub> = 25°C

# A.C. Characteristics

 $T_A = 0^{\circ}$  C to +70° C,  $V_{CC} = +5$ V  $\pm 5$ %,  $V_{DD} = -9$ V  $\pm 5$ %,  $V_{GG} = -9$ V  $\pm 5$ % unless otherwise noted

SYMBOL	TEST	MINIMUM	TYPICAL	MAXIMUM	UNIT
Freq.	Repetition Rate			1	MHz
<sup>†</sup> он	Previous read data valid			100	ns
tACC	Address to output delay		.700	1	μ5
tovgg	Clocked V <sub>GG</sub> set up	1			μ5
tcs	Chip select delay		200	ΠS	
tco	Output delay from CS		500	ns.	
top	Output deselect			300	ńs
t <sub>OHC</sub>	Data out hold in clocked V <sub>GG</sub> mode (Note 1)		5	μs	

Note 1. The output will remain valid for to HC as long as clocked VGG is at VGC. An address change may occur as soon as the output is sensed inclocked VGG may still be at VCC). Data becomes invalid for the old address when clocked VGG is returned to VGG.

# Capacitance T<sub>A</sub> = 25°C

SYMBOL	TEST	MINIMUM	TYPICAL	MAXIMUM	UNIT	CONDITIONS
CIN	Input Capacitance		5	10	pF	$\frac{V_{IN} = V_{CC}}{CS = V_{CC}}$ All unused pins
Cout	Output Capacitance		5	10	pF	
Cvga	V <sub>GG</sub> Capacitance (Clocked V <sub>GG</sub> Mode)			30	p₹	VOUT = VCC are at A.C. VGG = VCC ground


<sup>\*</sup>This parameter is periodically sampled and is not 100% tested.


### **Switching Characteristics**

### Conditions of Test:


Input pulse amplitudes: 0 to 4V;  $t_{\rm R}$ ,  $t_{\rm F} \lesssim 50$  ns Output load is 1 TTL gate; measurements made at output of TTL gate ( $t_{\rm Ph} \lesssim 15$  ns)


### A) Constant V<sub>GG</sub> Operation








### **Typical Characteristics**



















# Silicon Gate MOS 8308

# 8192 BIT STATIC MOS READ ONLY MEMORY Organization -- 1024 Words x 8 Bits


- Fast Access 450 ns
- Directly Compatible with 8080 CPU at Maximum Processor Speed
- Two Chip Select Inputs for Easy Memory Expansion
- Directly TTL Compatible All Inputs and Outputs
- Three State Output OR-Tie Capability
- Fully Decoded
- Standard Power Supplies +12V DC, ±5V DC

The Intel<sup>®</sup> 8308 is an 8,192 bit static MOS mask programmable Read Only Memory organized as 1024 words by 8-bits. This ROM is designed for 8080 microcomputer system applications where high performance, large bit storage, and simple interfacing are important design objectives. The inputs and outputs are fully TTL compatible.

A pin for pin compatible electrically programmed erasable ROM, the Intel® 8708, is available for system development and small quantity production use.

Two Chip Selects are provided  $-\overline{CS}_1$  which is negative true, and  $CS_2/\overline{CS}_2$  which may be programmed either negative or positive true at the mask level.

The 8308 read only memory is fabricated with N-channel silicon gate technology. This technology provides the designer with high performance, easy-to-use MOS circuits.



### **Absolute Maximum Ratings\***

Ambient Temperature Under Bías	-25°C to +85°C
Storage Temperature	-65°C to +150°C
Voltage On Any Pin With Respect	
To V <sub>BB</sub>	0.3V to 20V
Power Dissination	

#### \*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


## **D.C. and Operating Characteristics**

 $T_A = 0^{\circ} C$  to  $\pm 70^{\circ} C$ ,  $V_{CC} = 5 V \pm 5\%$ ;  $V_{OD} = 12 V \pm 5\%$ ,  $V_{BB} = -5 V \pm 5\%$ ,  $V_{SS} = 0 V$  Unless Otherwise Specified.


Symbol	D		Limits			
Symbol	Parameter	Min.	Typ.[1]	Max.	Unit	Test Conditions
L	Input Load Current (All Input Pins Except CS <sub>1</sub> )			10	μА	V <sub>IN</sub> = 0 to 5.25V
LCL	Input Load Current on CS <sub>1</sub>			1.6	mA	V <sub>IN</sub> = 0.45V
ILPC	Input Peak Load Current on CS <sub>1</sub>			4	mA	V <sub>IN</sub> = 0.8V to 3.3V
LKC	Input Leakage Current on CS <sub>1</sub>			10	μА	V <sub>IN</sub> = 3.3V to 5.25V
I <sub>LO</sub>	Output Leakage Current			10	μΑ	Chip Deselected
VIL	Input "Low" Voltage	Vss-1		0.8V	V	
V <sub>IH</sub>	Input "High" Voltage	3.3	•	V <sub>CC</sub> +1.0	V	
VoL	Output "Low" Voltage		•	0.45	V	I <sub>OL</sub> = 2mA
V <sub>OH1</sub>	Output "High" Voltage	2.4	:		V	I <sub>OH</sub> = -4mA
V <sub>OH2</sub>	Output "High" Voltage	3.7	1		V	I <sub>OH</sub> = -1mA
lcc	Power Supply Current V <sub>CC</sub>		.8	2	mA	
aal	Power Supply Current V <sub>DD</sub>	1	32	60	mA	
I <sub>BB</sub>	Power Supply Current VBB	1	10µА	1	mA	·
P <sub>D</sub>	Power Dissipation			775	mΨ	

NOTE 1: Typical values for TA = 25°C and nominal supply voltage

#### O.C. OUTPUT CHARACTERISTICS



#### D.C. OUTPUT CHARACTERISTICS



### A.C. Characteristics

 $T_{A} = 0^{\circ}\text{C to } + 70^{\circ}\text{C}, \ V_{CC} = +5\text{V } \pm 5\%; \ V_{DD} = +12\text{V } \pm 5\%, \ V_{BB} = -5\text{V } \pm 5\%, \ V_{SS} = 0\text{V}, \ \text{Unless Otherwise Specified}.$ 

Symbol P.	Parameter		Limits[2]			
		Min.	Тур.	Max.	Unit	
<sup>t</sup> ACC	Address to Output Delay Time		200	450	ns	
tco <sub>1</sub>	Chip Select 1 to Output Delay Time		85	160	ns	
tco2	Chip Select 2 to Output Delay Time		125	220	ns	
t <sub>DF</sub>	Chip Deselect to Output Data Float Time		125	220	пs	


NOTE 2: Refer to conditions of Test for A.C. Characteristics. Add 50 nanoseconds (worst case) to specified values at VOH = 3.7V @ IOH = -1mA, CL = 100pF,

# CONDITIONS OF TEST FOR A.C. CHARACTERISTICS

Output Load 1	TTL Gate, and CLOAD = 100pF
Input Pulse Levels	
Input Pulse Rise and Fall	Times
Timing Measurement Referen	
	2.4V VIH., VOH.: 0.8V VII. , VOL.


**CAPACITANCE**  $T_A = 25^{\circ}C$ , f = 1 MHz,  $V_{BB} = -5V$ ,  $V_{DD}$ ,  $V_{CC}$  and all other pins tied to  $V_{SS}$ .

Symbol	Tast	Lin	nits
Зуппоот	1880	Typ.	Max.
CIN	Input Capacitance		6pF
C <sub>OUT</sub>	Output Capacitance		12pF




## Typical Characteristics (Nominal supply voltages unless otherwise noted.)


IDD VS. TEMPERATURE (NORMALIZED)




Δ OUTPUT CAPACITANCE VS. Δ OUTPUT DELAY



CS1 INPUT



TACC VS. TEMPERATURE (NORMALIZED)





# MCS™ CUSTOM ROM ORDER FORM


# 8308 ROM

ntel use only
_ PPPP
DD
_ DATE

All custom 8308 ROM orders must be submitted on this form. Programming information should be sent in the form of computer punched cards or punched paper tape per the formats designated on this order form. Additional forms are available from Intel.

#### MARKING

The marking as shown at the right must contain the Intel logo, the product type (P8308), the 4-digit Intel pattern number (PPPP), a date code (XXXX), and the 2-digit chip number (DD). An optional customer identification number may be substituted for the chip number (ZZ). Optional Customer Number (maximum 9 characters or spaces). CUSTOMER NUMBER \_\_\_\_\_\_



### MASK OPTION SPECIFICATIONS

# A. CHIP NUMBER (CHIP SELECT OPTION)

Must be specified 0 or 1.

The chip number will be coded in terms of positive logic where a logic "1" is high level input.

#### Chip Select Truth Table


Chip Number	CS1	CS2	Selected
0	0	0	Yes
1	0	1	Yes
0	1	0	Nρ
1	1	1	No
Chie Nue	h		

#### B. ROM Truth Table Format


Programming information should be sent in the form of computer punched cards or punched paper tape. In either case, a printout of the truth table should be accompanied with the order.

The following general format is applicable to the programming information sent to Intel:

- Data fields should be ordered beginning with the least significant address (0000) and ending with the most significant address (1023).
- A data field should start with the most significant bit and end with the least significant bit.
- The data field should consist of P's and N's. A P is to indicate a high level output (most positive) and an N a low fevel output (most negative). In terms of positive logic, a P is defined as a logic "1" and an N is defined as a logic "0". If the programming information is sent on a punched paper tape, then a start character, B, and an end character, F, must be used in the data field. See paragraph 2.
- 1. Punched Card Format An 80-column Hollerith card (preferably interpreted) punched by an IBM 026 or 029 keypunch should be submitted. The first card will be a title card; the format is as follows:



b. For a 1024 word X 8-bit organization only, cards 2 and the following cards should be punched as shown.



Caluma Data 1\_5 Punch the 5-digit decimal equivalent of the binary coded location which begins each card. The address is right justified, i.e., 90000, 90008, 00016 erc. Alank 6 7-14 Data Field 15 Blank 15 - 23Data Field 33 Rlank 34 - 41Data Field 42 Blank 43-50 Data Field Rlank 57\_59 Data Field 60 Blank 61-68 Data Field 69 Blank 70-77 Data Field 79 Riank 79-80 Punch same 2-digit decimal number as in title card

#### 2. Paper Tape Format

1" wide paper tape using 7- or 8-bit ASCII code, such as a model 33 ASR teletype produces, or the 11/16" wide paper tape using a 5-bit Baudot code, such as a Telex produces.

The format requirements are as follows:

- a. All word fields are to be punched in consecutive order, starting with word field 0 (all addresses low). There must be exactly 1024 word fields for the 1024 X 8 ROM organization.
- b. Each word field must begin with the start character B and end with the stop character F. There must be exactly 8 data characters between the B and F.

NO OTHER CHARACTERS, SUCH AS RUBOUTS, ARE ALLOWED ANY-WHERE IN A WORD FIELD. If in preparing a tape an error is made, the entire word field, including the B and F, must be rubbed out. Within the word field, a P results in a high level output and an N results in a low level output,

- c. Preceding the first word field and following the last word field, there must be a leader/trailer length of at least 25 characters. This should consist of rubout or null punches (letter key for Telex tapes).
- d. Between word fields, comments not containing B's or F's may be inserted. Carriage return and line feed characters should be inserted as a "comment"!

just before each word field (or at least between every four word fields). When these carriage returns, etc., are inserted, the tape may be easily listed on the teletype for purposes of error checking. The customer may also find it helpful to insert the word number (as a comment) at least every four word fields.

- e. Included in the tape before the feader should be the customer's complete Telex or TWX number and, finore than one pattern is being transmitted, the ROM pattern number.
- f. MSB and LSB are the most and least significant bit of the device outputs. Refer to the data sheet for the pinnumbers,

Shari Character — Stop Character — Oata Field MSB SB

Leader Rubour Key for TWX and Letter 
Key for Telex Lat least 25 frames:

Word Field 0 Word Field 1 Word Field 1023

Transc Rumout Key to: TWX and Lens Key for Tale: fat teat 25 framest



# Silicon Gate MOS ROM 8316A

# 16,384 BIT STATIC MOS READ ONLY MEMORY Organization—2048 Words x 8 Bits Access Time-850 ns max

- Single +5 Volts Power Supply Voltage
- Directly TTL Compatible All Inputs and Outputs
- Low Power Dissipation of 31.4 μW/Bit Maximum
- Three Programmable Chip Select Inputs for Easy Memory Expansion
- Three-State Output OR-Tie Capability
- Fully Decoded On Chip Address Decode
- Inputs Protected All Inputs Have **Protection Against Static Charge**

The Intel 8316A is a 16,384-bit static MOS read only memory organized as 2048 words by 8 bits. This ROM is designed for microcomputer memory applications where high performance, large bit storage, and simple interfacing are important design objectives.


The inputs and outputs are fully TTL compatible. This device operates with a single +5V power supply. The three chip select inputs are programmable. Any combination of active high or low level chip select inputs can be defined and the desired chip select code is fixed during the masking process. These three programmable chip select inputs, as well as OR-tie compatibility on the outputs, facilitate easy memory expansion.

The 8316A read only memory is fabricated with N-channel silicon gate technology. This technology provides the designer with high performance, easy to use MOS circuits. Only a single +5V power supply is needed and all devices are directly TTL compatible.

# PIN CONFIGURATION



**BLOCK DIAGRAM** 



#### PIN NAMES

A0 A10	AOORESS INPUTS
0,0	DATA OUTPUTS
CS <sub>1</sub> CS <sub>3</sub>	PROGRAMMABLE CHIP SELECT INPUTS

#### **ABSOLUTE MAXIMUM RATINGS\***

Ambient Temperature Under Bias	0°C to 70°C
Storage Temperature	-65°C to +150°C
Voltage On Any Pin With Respect	
To Ground	0.5V to +7V
Power Dissination	1 O Watt

\*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may bause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### D.C. AND OPERATING CHARACTERISTICS

 $T_A = 0^{\circ}C$  to  $+70^{\circ}C$ ,  $V_{CC} = 5V$  ±5% unless otherwise specified

		LIMITS					
SYMBOL	PARAMETER	MIN.	TYP. <sup>(1)</sup>	MAX.	UNIT	TEST CONDITIONS	
ILI	Input Load Current (All Input Pins)	·		10	μА	V <sub>IN</sub> = 0 to 5.25V	
LOH	Output Leakage Current	1	i	10	μА	CS = 2.2V, V <sub>OUT</sub> = 4.0V	
LOL	Output Leakage Current		·	-20	μА	CS = 2.2V, V <sub>OUT</sub> = 0.45V	
¹cc	Power Supply Current	1	40	98	mΑ	All inputs 5.25V Data Out Open	
V <sub>IL</sub>	Input "Low" Voltage	-0.5		8.0	V		
ViH	Input "High" Voltage	2.0		V <sub>CC</sub> +1.0V	V	•	
VOL	Output "Low" Voltage		1	0.45	٧	I <sub>OL</sub> = 2.0 mA	
Voн	Output "High" Voltage	2.2	T		v	I <sub>OH</sub> = -100 μA	

<sup>•11</sup> Typical values for T<sub>A</sub> = 25°C and nominal supply voltage.

#### A.C. CHARACTERISTICS

 $T_A = 0^{\circ}C$  to +70°C.  $V_{CC} = *5V$  t5% unless otherwise specified

		LIMITS			
SYMBOL	PARAMETER	MIN.	TYP. <sup>[1]</sup>	MAX.	UNIT
t <sub>A</sub>	Address to Output Delay Time		400	850	nS
tco	Chip Select to Output Enable Delay Time			300	nS
t <sub>DF</sub>	Chip Deselect to Output Data Float Delay Time	0		300	nS

# CONDITIONS OF TEST FOR A.C. CHARACTERISTICS

Output ..... 0,45V to 2,2V


#### CAPACITANCE(2) $T_A = 25$ °C, f = 1 MHz

SYMBOL		LIMITS		
	TEST	TYP.	MAX.	
C <sub>IN</sub>	All Pins Except Pin Under Test Tied to AC Ground	4 pF	10 pF	
COUT	All Pins Except Pin Under Test Tied to AC Ground	8 pF	15 pF	

<sup>(2)</sup> This parameter is periodically sampled and is not 100% tested.

### SILICON GATE MOS ROM 8316A


#### **WAVEFORMS**





# 16K ROM PROTOTYPING


ROM systems may be developed and programs may be verified using Intel's 1702A or 2708 PROMs.


#### TYPICAL D.C. CHARACTERISTICS
















# MCS™ CUSTOM ROM ORDER FORM


# 8316A ROM

	For Intel use only
S#	
STD	
	DD
APP	DATE

All custom 8316A ROM orders must be submitted on this form. Programming information should be sent in the form of computer punched cards or punched paper tape per the formats designated on this order form. Additional forms are available from Intel.

#### MARKING

The marking as shown at the right must contain the Intel®logo, the product type (P8316A), the 4-digit Intel pattern number (PPPP), a date code (XXXX), and the 2-digit chip number (DD). An optional customer identification number may be substituted for the chip number (ZZ). Optional Customer Number (maximum 9 characters or spaces).



#### MASK OPTION SPECIFICATIONS

A. CHIP NUMBER \_\_\_\_\_\_(Must be specified—any number from 0 through 7—DD).

The chip number will be coded in terms of positive logic where a logic "1" is a high level input.

	,	- L	
Chip			
Number	CS3	CS2	C\$1
0	0	0	0
1	0	0	1
2	0	1	0
3	0	. 1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1

#### B. ROM Truth Table Format


Programming information should be sent in the form of computer punched cards or punched paper tape. In either case, a printout of the truth table should be accompanied with the order.

The following general format is applicable to the programming information sent to intel:


- Data fields should be ordered beginning with the least significant address (0000) and ending with the most significant address (2047).
- A data field should start with the most significant bit and end with the least significant bit.
- The data field should consist of P's and N's. A P is to indicate a high level output (most positive) and an N a low level output (most negative). In terms of positive logic, a P is defined as a logic "1" and an N is defined as a logic "0". If the programming information is sent on a punched paper tape, then a start character, B, and an end character, F, must be used in the data field.

#### 1. Punched Card Format

An 80-column Hollerith card (preferably interpreted) punched by an IBM 026 or 029 keypunch should be submitted. The first card will be a title card; the format is as follows:



b. For a 2048 word X 8-bit organization only, cards 2 and the following cards should be punched as shown,



1-5	Punch the 5-digit decimal equivalent of
	the binary coded location which be-
	gins each card. The address is right
	justified, i.e., 00000, 00008, 00016,
	etc.
6	Blank
7-14	Data Field
15	Blank
16-23	Data Field
33	Blank
34-41	Data Field
42	Blank
43-50	Data Field
51	Blank
52-59	Data Field
60	Blank
61-68	Data Field
69	Blank
70-77	Data Field
78	Blank
79-80	Punch same 2-digit decimal number as in
	title card.

Data

Column

#### 2. Paper Tape Format

1" wide paper tape using 7- or 8-bit ASCII code, such as a model 33 ASR teletype produces, or the 11/16" wide paper tape using a 5-bit Baudot code, such as a Telex produces.

The format requirements are as follows:

- a. All word fields are to be punched in consecutive order, starting with word field 0 (all addresses low). There must be exactly 2048 word fields for the 2048 × 8 ROM organization.
- b. Each word field must begin with the start character B and end with the stop character F. There must be exactly 8 data characters between the B and F.

NO OTHER CHARACTERS, SUCH AS RUBOUTS, ARE ALLOWED ANY-WHERE IN A WORD FIELD. If in preparing a tape an error is made, the entire word field, including the B and F, must be rubbed out. Within the word field, a P results in a high level output and an N results in a low tevel output.

- c. Preceding the first word field and following the last word field, there must be a leader/trailer length of at least 25 characters. This should consist of rubout or null punches (letter key for Telex tapes).
- d. Between word fields, comments not containing B's or F's may be inserted. Carriage return and line feed characters should be inserted as a "comment")

just before each word field (or at least between every four word fields). When these carriage returns, etc., are inserted, the tape may be easily listed on the teletype for purposes of error checking. The customer may also find it helpful to insert the word number (as a comment) at least every four word fields.

- e. Included in the tape before the leader should be the customer's complete Felex or TWX number and. If more than one pattern is being transmitted, the ROM pattern number.
- f. MSB and LSB are the most and least significant bit of the device outputs. Refer to the data sheet for the pinnumbers.

Start Character Stop Character Qata Field WSB LSB

Leader: Rubbout Key for TWX and Lefter BPPNNNNNFBNNNNNPPF BNPNPPNNF


Word Field 0 Word Field 1 Ward Field 2048

Trailer Ruboul Key for TWX and Level Key for Telex (at least 25 trames)

ļ

intel<sup>®</sup> puter tems

8102-2 5101 8101-2 8102A-4 8210 8111-2 8107B-4 8222



# Silicon Gate MOS 8101-2

# 1024 BIT (256 x 4) STATIC MOS RAM WITH SEPARATE I/O

- 256 x 4 Organization to Meet Needs for Small System Memories
- Access Time 850 nsec Max.
- Single +5V Supply Voltage
- Directly TTL Compatible All Inputs and Output
- Static MOS No Clocks or Refreshing Required
- Simple Memory Expansion Chip Enable Input

- Inputs Protected All Inputs Have Protection Against Static Charge
- Low Cost Packaging 22 Pin Plastic Dual-In-Line Configuration
- Low Power Typically 150 mW
- Three-State Output OR-Tie Capability
- Output Disable Provided for Ease of Use in Common Data Bus Systems


The Intel 8101-2 is a 256 word by 4 bit static random access memory element using normally off N-channel MOS devices integrated on a monolithic array. It uses fully DC stable (static) circuitry and therefore requires no clocks or refreshing to operate. The data is read out nondestructively and has the same polarity as the input data.

The 8101-2 is designed for memory applications where high performance, low cost, large bit storage, and simple interfacing are important design objectives.

It is directly TTL compatible in all respects: inputs, outputs, and a single +5V supply. Two chip-enables allow easy selection of an individual package when outputs are OR-tied. An output disable is provided so that data inputs and outputs can be tied for common I/O systems. Output disable is then used to eliminate any bidirectional logic.

The Intel<sup>®</sup>8101-2 is fabricated with N-channel silicon gate technology. This technology allows the design and production of high performance, easy-to-use MOS circuits and provides a higher functional density on a monolithic chip than either conventional MOS technology or P-channel silicon gate technology.

Intel's silicon gate technology also provides excellent protection against contamination. This permits the use of low cost silicone packaging.



## **Absolute Maximum Ratings\***

Ambient Temperature Under Bias 0°C to 70° C
Storage Temperature65°C to +150°C
Voltage On Any Pin
With Respect to Ground0.5V to +7V
Power Dissination 1 Watt

#### \*COMMENT:

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


### **D.C. and Operating Characteristics**


 $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{CC} = 5V \pm 5\%$  unless otherwise specified.

Symbol	Parameter	Min.	Тур. <sup>[1]</sup>	Max.	Unit	Test Conditions
1 <sub>L1</sub>	Input Current			10	μА	V <sub>IN</sub> = 0 to 5.25V
LOH	1/O Leakage Current <sup>[2]</sup>	i		15	μА	CE = 2.2V, V <sub>OUT</sub> = 4.0V
LOL	1/O Leakage Current[2]			-50	μА	CE = 2.2V, V <sub>OUT</sub> = 0.45V
Icc1	Power Supply Current		30	60	mΑ	V <sub>IN</sub> = 5.25V, I <sub>O</sub> = 0mA T <sub>A</sub> = 25°C
I <sub>CC2</sub>	Power Supply Current			70	mΑ	V <sub>IN</sub> = 5.25V, 1 <sub>O</sub> = 0mA T <sub>A</sub> = 0°C
$V_{IL}$	Input "Low" Voltage	-0.5		+0.65	V	
V <sub>IH</sub>	Input "High" Voltage	2.2		Vcc	٧	
Vol	Output "Low" Voltage			+0.45	V	I <sub>OL</sub> = 2.0mA
VoH	Output "High" Voltage	2.2		<del>                                     </del>	V	I <sub>OH</sub> = -150 μA

NOTE

- Typical values are for T<sub>A</sub> = 25"C and nominal supply voltage.
- 2. Input and Output tied together.





#### A.C. Characteristics

READ CYCLE | T<sub>A</sub> = 0°C to 70°C, V<sub>CC</sub> = 5V ±5%, unless otherwise specified.

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
t <sub>RCY</sub>	Read Cycle	850			ns	<u> </u>
t <sub>Α</sub>	Access Time		<del> </del>	850	nş	
tco	Chip Enable To Output			650	ns	(See below)
top	Output Disable To Output	·	!	550	ns	,
t <sub>DF</sub> [1]	Data Output to High Z State	0	<del>                                     </del>	200	ns	
toн	Previous Data Read Valid after change of Address	0			ns	

#### WRITE CYCLE

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
twcy	Write Cycle	850	1		ns	
taw	Write Delay	150	<u> </u>		ns	
<sup>t</sup> CW	Chip Enable To Write	750			ns	
tow	Data Setup	500			ns	(See below)
t <sub>DH</sub>	Data Hold	100	<del></del>	·	ПS	
twp	Write Pulse	630			ns	
twe	Write Recovery	50			ns	

#### A. C. CONDITIONS OF TEST

Input Pulse Levels:

+0.65 Volt to 2.2 Volt

Input Pulse Rise and Fall Times:

20 nsec

Timing Measurement Reference Level: 1,5

Output Load:


1 TTL Gate and Ci = 100pF

# Capacitance T<sub>A</sub> = 25°C, f = 1 MHz


Symbol	Test	Limits (pF)		
Symbol	lest	Typ.	Max.	
CIN	Input Capacitance (All Input Pins) V <sub>IN</sub> = 0V	4	8	
COUT	Output Capacitance VOUT = 0V	8	12	

## **Waveforms**

#### READ CYCLE



#### WRITE CYCLE [2]



- NOTES: 1. TOP is with respect to the trailing edge of CE1, CE2, or OD, whichever occurs first.
  - 2. During the write cycle, OD is a logical 1 for common I/O and "don't care" for separate I/O operation,
  - 3. OD should be tied low for separate I/O operation.

# Silicon Gate MOS 8111-2

# 1024 BIT (256 x 4) STATIC MOS RAM WITH COMMON I/O AND OUTPUT DISABLE

- Organization 256 Words by 4 Bits
- Access Time 850 nsec Max.
- Common Data Input and Output
- Single + 5V Supply Voltage
- Directly TTL Compatible All Inputs and Output
- Static MOS No Clocks or Refreshing Required
- Simple Memory Expansion Chip Enable Input

- Fully Decoded On Chip Address Decode
- Inputs Protected All Inputs Have Protection Against Static Charge
- Low Cost Packaging 18 Pin Plastic Dual-In-Line Configuration
- Low Power Typically 150 mW
- Three-State Output OR-Tie Capability


The Intel®8111-2 is a 256 word by 4 bit static random access memory element using normally off N-channel MOS devices integrated on a monolithic array. It uses fully DC stable (static) circuitry and therefore requires no clocks or refreshing to operate. The data is read out nondestructively and has the same polarity as the input data. Common input/output pins are provided.

The 8111-2 is designed for memory applications in small systems where high performance, low cost, large bit storage, and simple interfacing are important design objectives.

It is directly TTL compatible in all respects: inputs, outputs, and a single +5V supply. Separate chip enable  $(\overline{CE})$  leads allow easy selection of an individual package when outputs are OR-tied.

The Intel®8111-2 is fabricated with N-channel silicon gate technology. This technology allows the design and production of high performance, easy-to-use MOS circuits and provides a higher functional density on a monolithic chip than either conventional MOS technology or P-channel silicon gate technology.

Intel's silicon gate technology also provides excellent protection against contamination. This permits the use of low cost silicone packaging.



# **Absolute Maximum Ratings\***

Ambient Temperature Under Bias 0°C to 70°C
Storage Temperature65°C to +150°C
Voltage On Any Pin
With Respect to Ground0.5V to +7V
Power Dissipation 1 Watt

#### \*COMMENT:


Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


## **D.C. and Operating Characteristics**

 $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{CC} = 5V \pm 5\%$ , unless otherwise specified.

Symbol	Parameter	Min.	Typ,[1]	Max.	Unit	Test Conditions
I <sub>LI</sub>	Input Load Current			10	μΑ	V <sub>IN</sub> = 0 to 5.25V
ГОН	I/O Leakage Current		,	15	μА	CE = 2.2V, V <sub>I/O</sub> = 4.0V
LOL	I/O Leakage Current			-50	μΑ	CE = 2.2V, V <sub>I/O</sub> = 0.45V
l <sub>CC1</sub>	Power Supply Current		30	60	mΑ	V <sub>IN</sub> = 6.25V
	<u> </u>					I <sub>I/O</sub> = 0mA, T <sub>A</sub> = 25°C
CC2	Power Supply Current			70	mΑ	V <sub>IN</sub> = 5.25V
	i		]			$I_{1/0} = 0 \text{mA}, T_A = 0^{\circ} \text{C}$
VIL	Input Low Voltage	-0.5		+0.65	V	
V <sub>1H</sub>	Input High Voltage	2.2		Vcc	٧	
VOL	Output Low Voltage		T	0.45	٧	I <sub>OL</sub> = 2.0mA
Voh	Output High Voltage	2.2			٧	I <sub>OH</sub> = -150 μA

NOTES. 1. Typical values are for TA = 25°C and nominal supply voltage.





### A.C. Characteristics

**READ CYCLE**  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{CC} = 5V \pm 5\%$ , unless otherwise specified.

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
<sup>t</sup> RCY	Read Cycle	850			пs	
t <sub>A</sub>	Access Time			850	ns	
tco	Chip Enable To Output		Ī	650	ns	(See below)
top	Output Disable To Output			550	ns	
t <sub>DF</sub> [1]	Data Output to High Z State	0		200	ns	
tон	Previous Data Read Valid after change of Address	0			ns	

#### WRITE CYCLE

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
twcy	Write Cycle	850			ns	
1 <sub>AW</sub>	Write Delay	150			ns	
tcw	Chip Enable To Write	750			пѕ	(See below)
t <sub>DW</sub>	Data Setup	500	1		ns	
t <sub>DH</sub>	Data Hold	100	1		ns	
t <sub>WP</sub>	Write Pulse	630	1		ns	
twe	Write Recovery	50	ľ		ns	

#### A. C. CONDITIONS OF TEST

Input Pulse Levels:

+0.65 Volt to 2.2 Volt

Input Pulse Rise and Fall Times:

20nsec

Timing Measurement Reference Level: 1.5 Volt

----

Output Load:

1 TTL Gate and C<sub>L</sub> = 100 pF

### Capacitance TA = 25°C, f = 1 MHz


Symbol	Test	Limits (pF)	
		Тур.	Max.
C <sub>IN</sub>	Input Capacitance (All Input Pins) V <sub>IN</sub> = 0V	4	8
Соот	Output Capacitance V <sub>OUT</sub> = 0V	10	15

#### **Waveforms**

#### READ CYCLE

# 

#### WRITE CYCLE



NOTE: 1, tDF is with respect to the trailing edge of CE1, CE2, or OD, whichever occurs first.