

PROGRAMMABLE COMMUNICATION INTERFACE


Synchronous and Asynchronous Operation

- **Synchronous:**
 - 5-8 Bit Characters
 - Internal or External Character Synchronization
 - Automatic Sync Insertion
- **Asynchronous:**
 - 5-8 Bit Characters
 - Clock Rate — 1, 16 or 64 Times Baud Rate
 - Break Character Generation
 - 1, 1½, or 2 Stop Bits
 - False Start Bit Detection


- **Baud Rate — DC to 56k Baud (Sync Mode)**
DC to 9.6k Baud (Async Mode)
- **Full Duplex, Double Buffered, Transmitter and Receiver**
- **Error Detection — Parity, Overrun, and Framing**
- **Fully Compatible with 8080 CPU**
- **28-Pin DIP Package**
- **All Inputs and Outputs Are TTL Compatible**
- **Single 5 Volt Supply**
- **Single TTL Clock**

The 8251 is a Universal Synchronous/Asynchronous Receiver / Transmitter (USART) Chip designed for data communications in microcomputer systems. The USART is used as a peripheral device and is programmed by the CPU to operate using virtually any serial data transmission technique presently in use (including IBM Bi-Sync). The USART accepts data characters from the CPU in parallel format and then converts them into a continuous serial data stream for transmission. Simultaneously it can receive serial data streams and convert them into parallel data characters for the CPU. The USART will signal the CPU whenever it can accept a new character for transmission or whenever it has received a character for the CPU. The CPU can read the complete status of the USART at any time. These include data transmission errors and control signals such as SYNDET, TxEMPTY. The chip is constructed using N-channel silicon gate technology.

PIN CONFIGURATION



BLOCK DIAGRAM



Pin Name	Pin Function
D ₇ -D ₀	Data Bus (8 bits)
C/D	Control or Data is to be Written or Read
RD	Read Data or Control Command
WR	Write Data or Control Command
CS	Chip Enable
CLK	Clock Pulse (TTL)
RESET	Reset
TxC	Transmitter Clock
TxD	Transmitter Data
RxC	Receiver Clock
RxD	Receiver Data
RxRDY	Receiver Ready (has character for 8080)
TxRDY	Transmitter Ready (ready for char. from 8080)

Pin Name	Pin Function
OSR	Data Set Ready
DTR	Data Terminal Ready
SYNDET	Sync Detect
RTS	Request to Send Data
CTS	Clear to Send Data
TxEMPTY	Transmitter Empty
V _{CC}	+5 Volt Supply
GND	Ground

8251 BASIC FUNCTIONAL DESCRIPTION

General

The 8251 is a Universal Synchronous/Asynchronous Receiver/Transmitter designed specifically for the 8080 Microcomputer System. Like other I/O devices in the 8080 Microcomputer System its functional configuration is programmed by the systems software for maximum flexibility. The 8251 can support virtually any serial data technique currently in use (including IBM "bi-sync").

In a communication environment an interface device must convert parallel format system data into serial format for transmission and convert incoming serial format data into parallel system data for reception. The interface device must also delete or insert bits or characters that are functionally unique to the communication technique. In essence, the interface should appear "transparent" to the CPU, a simple input or output of byte-oriented system data.

Data Bus Buffer

This 3-state, bi-directional, 8-bit buffer is used to interface the 8251 to the 8080 system Data Bus. Data is transmitted or received by the buffer upon execution of INPUT or OUTPUT instructions of the 8080 CPU. Control words, Command words and Status information are also transferred through the Data Bus Buffer.

Read/Write Control Logic

This functional block accepts inputs from the 8080 Control bus and generates control signals for overall device operation. It contains the Control Word Register and Command Word Register that store the various control formats for device functional definition.

RESET (Reset)

A "high" on this input forces the 8251 into an "Idle" mode. The device will remain at "Idle" until a new set of control words is written into the 8251 to program its functional definition.

CLK (Clock)

The CLK input is used to generate internal device timing and is normally connected to the Phase 2 (TTL) output of the 8224 Clock Generator. No external inputs or outputs are referenced to CLK but the frequency of CLK must be greater than 30 times the Receiver or Transmitter clock inputs for synchronous mode (4.5 times for asynchronous mode).

WR (Write)

A "low" on this input informs the 8251 that the CPU is outputting data or control words, in essence, the CPU is writing out to the 8251.

RD (Read)

A "low" on this input informs the 8251 that the CPU is inputting data or status information, in essence, the CPU is reading from the 8251.


C/D (Control/Data)

This input, in conjunction with the \overline{WR} and \overline{RD} inputs informs the 8251 that the word on the Data Bus is either a data character, control word or status information.

1 = CONTROL 0 = DATA

\overline{CS} (Chip Select)

A "low" on this input enables the 8251. No reading or writing will occur unless the device is selected.



C/D	\overline{RD}	\overline{WR}	\overline{CS}	
0	0	1	0	8251 \rightarrow DATA BUS
0	1	0	0	DATA BUS \rightarrow 8251
1	0	1	0	STATUS \rightarrow DATA BUS
1	1	0	0	DATA BUS \rightarrow CONTROL
X	X	X	1	DATA BUS \rightarrow 3-STATE

Modem Control

The 8251 has a set of control inputs and outputs that can be used to simplify the interface to almost any Modem. The modem control signals are general purpose in nature and can be used for functions other than Modem control, if necessary.

\overline{DSR} (Data Set Ready)

The \overline{DSR} input signal is general purpose in nature. Its condition can be tested by the CPU using a Status Read operation. The \overline{DSR} input is normally used to test Modem conditions such as Data Set Ready.

\overline{DTR} (Data Terminal Ready)

The \overline{DTR} output signal is general purpose in nature. It can be set "low" by programming the appropriate bit in the Command Instruction word. The \overline{DTR} output signal is normally used for Modem control such as Data Terminal Ready or Rate Select.

\overline{RTS} (Request to Send)

The \overline{RTS} output signal is general purpose in nature. It can be set "low" by programming the appropriate bit in the Command Instruction word. The \overline{RTS} output signal is normally used for Modem control such as Request to Send.

\overline{CTS} (Clear to Send)

A "low" on this input enables the 8251 to transmit data (serial) if the Tx EN bit in the Command byte is set to a "one."

Transmitter Buffer

The Transmitter Buffer accepts parallel data from the Data Bus Buffer, converts it to a serial bit stream, inserts the appropriate characters or bits (based on the communication technique) and outputs a composite serial stream of data on the TxD output pin.

Transmitter Control

The Transmitter Control manages all activities associated with the transmission of serial data. It accepts and issues signals both externally and internally to accomplish this function.


TxRDY (Transmitter Ready)

This output signals the CPU that the transmitter is ready to accept a data character. It can be used as an interrupt to the system or for the Polled operation the CPU can check TxRDY using a status read operation. TxRDY is automatically reset when a character is loaded from the CPU.

TxE (Transmitter Empty)

When the 8251 has no characters to transmit, the TxE output will go "high". It resets automatically upon receiving a character from the CPU. TxE can be used to indicate the end of a transmission mode, so that the CPU "knows" when to "turn the line around" in the half-duplex operational mode.

In SYNCHronous mode, a "high" on this output indicates that a character has not been loaded and the SYNC character or characters are about to be transmitted automatically as "fillers".



\overline{TxC} (Transmitter Clock)

The Transmitter Clock controls the rate at which the character is to be transmitted. In the Synchronous transmission mode, the frequency of \overline{TxC} is equal to the actual Baud Rate (1X). In Asynchronous transmission mode, the frequency of \overline{TxC} is a multiple of the actual Baud Rate. A portion of the mode instruction selects the value of the multiplier; it can be 1x, 16x or 64x the Baud Rate.

For Example:

If Baud Rate equals 110 Baud,
 \overline{TxC} equals 110 Hz (1x)
 \overline{TxC} equals 1.76 kHz (16x)
 \overline{TxC} equals 7.04 kHz (64x).
 If Baud Rate equals 9600 Baud,
 \overline{TxC} equals 614.4 kHz (64x).

The falling edge of \overline{TxC} shifts the serial data out of the 8251.

Mode Instruction Definition

The 8251 can be used for either Asynchronous or Synchronous data communication. To understand how the Mode Instruction defines the functional operation of the 8251 the designer can best view the device as two separate components sharing the same package. One Asynchronous the other Synchronous. The format definition can be changed "on the fly" but for explanation purposes the two formats will be isolated.


Asynchronous Mode (Transmission)

Whenever a data character is sent by the CPU the 8251 automatically adds a Start bit (low level) and the programmed number of Stop bits to each character. Also, an even or odd Parity bit is inserted prior to the Stop bit(s), as defined by the Mode Instruction. The character is then transmitted as a serial data stream on the Tx/D output. The serial data is shifted out on the falling edge of $\overline{\text{Tx}}\overline{\text{C}}$ at a rate equal to 1, 1/16, or 1/64 that of the $\overline{\text{Tx}}\overline{\text{C}}$, as defined by the Mode Instruction. BREAK characters can be continuously sent to the Tx/D if commanded to do so.


When no data characters have loaded into the 8251 the Tx/D output remains "high" (marking) unless a Break (continuously low) has been programmed.

Asynchronous Mode (Receive)

The Rx/D line is normally high. A falling edge on this line triggers the beginning of a START bit. The validity of this START bit is checked by again strobing this bit at its nominal center. If a low is detected again, it is a valid START bit, and the bit counter will start counting. The bit counter locates the center of the data bits, the parity bit (if it exists) and the stop bits. If parity error occurs, the parity error flag is set. Data and parity bits are sampled on the Rx/D pin with the rising edge of $\overline{\text{Rx}}\overline{\text{C}}$. If a low level is detected as the STOP bit, the Framing Error flag will be set. The STOP bit signals the end of a character. This character is then loaded into the parallel I/O buffer of the 8251. The Rx/RDY pin is raised to signal the CPU that a character is ready to be fetched. If a previous character has not been fetched by the CPU, the present character replaces it in the I/O buffer, and the OVERRUN flag is raised (thus the previous character is lost). All of the error flags can be reset by a command instruction. The occurrence of any of these errors will not stop the operation of the 8251.



Mode Instruction Format, Asynchronous Mode



*NOTE: IF CHARACTER LENGTH IS DEFINED AS 5, 6 OR 7 BITS THE UNUSED BITS ARE SET TO "ZERO".

Asynchronous Mode

Synchronous Mode (Transmission)

The Tx_D output is continuously high until the CPU sends its first character to the 8251 which usually is a SYNC character. When the $\overline{\text{CTS}}$ line goes low, the first character is serially transmitted out. All characters are shifted out on the falling edge of $\overline{\text{TxC}}$. Data is shifted out at the same rate as the $\overline{\text{TxC}}$.

Once transmission has started, the data stream at Tx_D output must continue at the $\overline{\text{TxC}}$ rate. If the CPU does not provide the 8251 with a character before the 8251 becomes empty, the SYNC characters (or character if in single SYNC word mode) will be automatically inserted in the Tx_D data stream. In this case, the TxEMPTY pin is raised high to signal that the 8251 is empty and SYNC characters are being sent out. The TxEMPTY pin is internally reset by the next character being written into the 8251.


Synchronous Mode (Receive)

In this mode, character synchronization can be internally or externally achieved. If the internal SYNC mode has been programmed, the receiver starts in a HUNT mode. Data on the Rx_D pin is then sampled in on the rising edge of $\overline{\text{RxC}}$. The content of the Rx buffer is continuously compared with the first SYNC character until a match occurs. If the 8251 has been programmed for two SYNC characters, the subsequent received character is also compared; when both SYNC characters have been detected, the USART ends the HUNT mode and is in character synchronization. The SYNDET pin is then set high, and is reset automatically by a STATUS READ.


In the external SYNC mode, synchronization is achieved by applying a high level on the SYNDET pin. The high level can be removed after one Rx_C cycle.

Parity error and overrun error are both checked in the same way as in the Asynchronous Rx mode.

The CPU can command the receiver to enter the HUNT mode if synchronization is lost.



Mode Instruction Format, Synchronous Mode




Synchronous Mode, Transmission Format

SILICON GATE MOS 8251

COMMAND INSTRUCTION DEFINITION

Once the functional definition of the 8251 has been programmed by the Mode Instruction and the Sync Characters are loaded (if in Sync Mode) then the device is ready to be used for data communication. The Command Instruction controls the actual operation of the selected format. Functions such as: Enable Transmit/Receive, Error Reset and Modem Controls are provided by the Command Instruction.

Once the Mode Instruction has been written into the 8251 and Sync characters inserted, if necessary, then all further "control writes" (C/D = 1) will load the Command Instruction. A Reset operation (internal or external) will return the 8251 to the Mode Instruction Format.




Command Instruction Format

STATUS READ DEFINITION

In data communication systems it is often necessary to examine the "status" of the active device to ascertain if errors have occurred or other conditions that require the processor's attention. The 8251 has facilities that allow the programmer to "read" the status of the device at any time during the functional operation.

A normal "read" command is issued by the CPU with the C/D input at one to accomplish this function.


Some of the bits in the Status Read Format have identical meanings to external output pins so that the 8251 can be used in a completely Polled environment or in an interrupt driven environment.




Status Read Format

SILICON GATE MOS 8251


APPLICATIONS OF THE 8251




Asynchronous Serial Interface to CRT Terminal,
DC-9600 Baud



Asynchronous Interface to Telephone Lines



Synchronous Interface to Terminal or Peripheral Device



Synchronous Interface to Telephone Lines

SILICON GATE MOS 8251

D.C. Characteristics:

$T_A = 0^\circ\text{C}$ to 70°C ; $V_{CC} = 5.0\text{V} \pm 5\%$; $V_{SS} = 0\text{V}$

Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Conditions
V_{IL}	Input Low Voltage	$V_{SS}-.5$		0.8	V	
V_{IH}	Input High Voltage	2.0		V_{CC}	V	
V_{OL}	Output Low Voltage			0.45	V	$I_{OL} = 1.6\text{mA}$
V_{OH}	Output High Voltage	2.2			V	$I_{OH} = -100\mu\text{A}$ (DB ₀₋₇) $I_{OH} = -100\mu\text{A}$ (Others)
I_{DL}	Data Bus Leakage			50	μA	$V_{OUT} = 4.5\text{V}$
I_{LI}	Input Load Current			10	μA	@ 5.5V
I_{CC}	Power Supply Current		45	80		

Capacitance

$T_A = 25^\circ\text{C}$; $V_{CC} = V_{SS} = 0\text{V}$

Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Conditions
C_N	Input Capacitance			10	pF	$f_c = 1\text{MHz}$
$C_{I/O}$	I/O Capacitance			20	pF	Unmeasured pins returned to V_{SS} .

SILICON GATE MOS 8251

A.C. Characteristics:

$T_A = 0^\circ\text{C}$ to 70°C ; $V_{CC} = 5.0\text{V} \pm 5\%$; $V_{SS} = 0\text{V}$


Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Conditions
t_{CY}	Clock Period	.420		1.35	μs	
$t_{\phi W}$	Clock Pulse Width	220		300	ns	
$t_{R,\uparrow F}$	Clock Rise and Fall Time	0		50	ns	
t_{WR}	WRITE Pulse Width	430			ns	
t_{DS}	Data Set-Up Time for WRITE	0			ns	
t_{DH}	Data Hold Time for WRITE	65			ns	
t_{AW}	Address Stable before WRITE	20			ns	
t_{WA}	Address Hold Time for WRITE	35			ns	
t_{RD}	READ Pulse Width	430			ns	
t_{DD}	Data Delay from READ	350			ns	$C_L = 100\text{pF}$
t_{DF}	READ to Data Floating	150			ns	$C_L = 100\text{pF}$
t_{AR1}	Address Stable before READ, CE (C/D)	50			ns	
t_{RA1}	Address Hold Time for READ, CE	5			ns	
t_{RA2}	Address Hold Time for READ, C/D	370			ns	
t_{DTx}	TxD Delay from Falling Edge of Tx C	1			μs	$C_L = 100\text{pF}$
t_{SRx}	Rx Data Set-Up Time to Sampling Pulse	2			μs	$C_L = 100\text{pF}$
t_{HRx}	Rx Data Hold Time to Sampling Pulse	2			μs	$C_L = 100\text{pF}$
f_{Tx}	Transmitter Input Clock Frequency 1X Baud Rate 16X and 64X Baud Rate	DC DC		56 615	KHz KHz	
f_{Rx}	Receiver Input Clock Frequency 1X Baud Rate 16X and 64X Baud Rate	DC DC		56 615	KHz KHz	
t_{Tx}	TxRDY Delay from Center of Data Bit			16	CLK Period	$C_L = 50\text{pF}$
t_{Rx}	RxRDY Delay from Center of Data Bit	15		20	CLK Period	
t_{IS}	Internal Syndet Delay from Center of Data Bit	20		25	CLK Period	
t_{ES}	External Syndet Set-Up Time before Falling Edge of Rx C			15	CLK Period	

Note: The Tx C and Rx C frequencies have the following limitation with respect to CLK.


For ASYNC Mode, t_{Tx} or $t_{Rx} > 4.5 t_{CY}$

For SYNC Mode, t_{Tx} or $t_{Rx} > 30 t_{CY}$


READ AND WRITE TIMING




TRANSMITTER CLOCK AND DATA




RECEIVER CLOCK AND DATA




Tx RDY AND Rx RDY TIMING (ASYNC MODE)



INTERNAL SYNC DETECT



EXTERNAL SYNC DETECT




Peripherals

8205

8214

8216/8226




HIGH SPEED 1 OUT OF 8 BINARY DECODER

- I/O Port or Memory Selector
- Simple Expansion — Enable Inputs
- High Speed Schottky Bipolar Technology — 18ns Max. Delay
- Directly Compatible with TTL Logic Circuits
- Low Input Load Current — .25 mA max., 1/6 Standard TTL Input Load
- Minimum Line Reflection — Low Voltage Diode Input Clamp
- Outputs Sink 10 mA min.
- 16-Pin Dual-In-Line Ceramic or Plastic Package

The 8205 decoder can be used for expansion of systems which utilize input ports, output ports, and memory components with active low chip select input. When the 8205 is enabled, one of its eight outputs goes "low", thus a single row of a memory system is selected. The 3 chip enable inputs on the 8205 allow easy system expansion. For very large systems, 8205 decoders can be cascaded such that each decoder can drive eight other decoders for arbitrary memory expansions.

The Intel 8205 is packaged in a standard 16 pin dual-in-line package; and its performance is specified over the temperature range of 0°C to +75°C, ambient. The use of Schottky barrier diode clamped transistors to obtain fast switching speeds results in higher performance than equivalent devices made with a gold diffusion process.


PIN CONFIGURATION



PIN NAMES

A ₀ A ₂	ADDRESS INPUTS
E ₁ E ₃	ENABLE INPUTS
O ₀ O ₇	DECODED OUTPUTS

LOGIC SYMBOL



ADDRESS			ENABLE			OUTPUTS							
A ₀	A ₁	A ₂	E ₁	F ₂	E ₃	0	1	2	3	4	5	6	7
L	L	L	L	L	H	L	H	H	H	H	H	H	H
L	L	L	L	L	H	H	L	H	H	H	H	H	H
L	L	L	L	L	H	H	H	L	H	H	H	H	H
L	L	L	L	L	H	H	H	H	L	H	H	H	H
L	L	L	L	L	H	H	H	H	H	L	H	H	H
L	L	L	L	L	H	H	H	H	H	H	L	H	H
L	L	L	L	L	H	H	H	H	H	H	H	L	H
L	L	L	L	L	H	H	H	H	H	H	H	H	L
L	L	L	L	L	H	H	H	H	H	H	H	H	L
X	X	X	H	L	L	H	H	H	H	H	H	H	H
X	X	X	H	L	L	H	H	H	H	H	H	H	H
X	X	X	H	L	L	H	H	H	H	H	H	H	H
X	X	X	H	L	L	H	H	H	H	H	H	H	H
X	X	X	H	L	L	H	H	H	H	H	H	H	H
X	X	X	H	L	L	H	H	H	H	H	H	H	H
X	X	X	H	L	L	H	H	H	H	H	H	H	H
X	X	X	H	L	L	H	H	H	H	H	H	H	H
X	X	X	H	L	L	H	H	H	H	H	H	H	H
X	X	X	H	L	L	H	H	H	H	H	H	H	H

SCHOTTKY BIPOLAR 8205

FUNCTIONAL DESCRIPTION

Decoder


The 8205 contains a one out of eight binary decoder. It accepts a three bit binary code and by gating this input, creates an exclusive output that represents the value of the input code.

For example, if a binary code of 101 was present on the A₀, A₁ and A₂ address input lines, and the device was enabled, an active low signal would appear on the $\overline{O_5}$ output line. Note that all of the other output pins are sitting at a logic high, thus the decoded output is said to be exclusive. The decoders outputs will follow the truth table shown below in the same manner for all other input variations.

Enable Gate

When using a decoder it is often necessary to gate the outputs with timing or enabling signals so that the exclusive output of the decoded value is synchronous with the overall system.

The 8205 has a built-in function for such gating. The three enable inputs ($\overline{E_1}$, $\overline{E_2}$, E₃) are ANDed together and create a single enable signal for the decoder. The combination of both active "high" and active "low" device enable inputs provides the designer with a powerfully flexible gating function to help reduce package count in his system.



ADDRESS			ENABLE			OUTPUTS							
A ₀	A ₁	A ₂	E ₁	E ₂	E ₃	0	1	2	3	4	5	6	7
L	L	L	L	L	H	L	H	H	H	H	H	H	H
H	L	L	L	L	H	H	L	H	H	H	H	H	H
L	H	L	L	L	H	H	H	L	H	H	H	H	H
H	H	L	L	L	H	H	H	H	L	H	H	H	H
L	L	H	L	L	H	H	H	H	H	L	H	H	H
H	L	H	L	L	H	H	H	H	H	H	L	H	H
L	H	H	L	L	H	H	H	H	H	H	H	L	H
H	H	H	L	L	H	H	H	H	H	H	H	H	L
X	X	X	L	L	L	H	H	H	H	H	H	H	H
X	X	X	H	L	L	H	H	H	H	H	H	H	H
X	X	X	L	H	L	H	H	H	H	H	H	H	H
X	X	X	H	H	L	H	H	H	H	H	H	H	H
X	X	X	H	L	H	H	H	H	H	H	H	H	H
X	X	X	L	H	H	H	H	H	H	H	H	H	H
X	X	X	H	H	H	H	H	H	H	H	H	H	H

SCHOTTKY BIPOLAR 8205

APPLICATIONS OF THE 8205

The 8205 can be used in a wide variety of applications in microcomputer systems. I/O ports can be decoded from the address bus, chip select signals can be generated to select memory devices and the type of machine state such as in 8008 systems can be derived from a simple decoding of the state lines (S0, S1, S2) of the 8008 CPU.

I/O Port Decoder

Shown in the figure below is a typical application of the 8205. Address input lines are decoded by a group of 8205s (3). Each input has a binary weight. For example, A0 is assigned a value of 1 and is the LSB; A4 is assigned a value of 16 and is the MSB. By connecting them to the decoders as shown, an active low signal that is exclusive in nature and represents the value of the input address lines, is available at the outputs of the 8205s.

This circuit can be used to generate enable signals for I/O ports or any other decoder related application.

Note that no external gating is required to decode up to 24 exclusive devices and that a simple addition of an inverter or two will allow expansion to even larger decoder networks.

Chip Select Decoder


Using a very similar circuit to the I/O port decoder, an ar-

ray of 8205s can be used to create a simple interface to a 24K memory system.


The memory devices used can be either ROM or RAM and are 1K in storage capacity. 8308s and 8102s are the devices typically used for this application. This type of memory device has ten (10) address inputs and an active "low" chip select (CS). The lower order address bits A0-A9 which come from the microprocessor are "bussed" to all memory elements and the chip select to enable a specific device or group of devices comes from the array of 8205s. The output of the 8205 is active low so it is directly compatible with the memory components.

Basic operation is that the CPU issues an address to identify a specific memory location in which it wishes to "write" or "read" data. The most significant address bits A10-A14 are decoded by the array of 8205s and an exclusive, active low, chip select is generated that enables a specific memory device. The least significant address bits A0-A9 identify a specific location within the selected device. Thus, all addresses throughout the entire memory array are exclusive in nature and are non-redundant.

This technique can be expanded almost indefinitely to support even larger systems with the addition of a few inverters and an extra decoder (8205).



I/O Port Decoder



24K Memory Interface

Logic Element Example

Probably the most overlooked application of the 8205 is that of a general purpose logic element. Using the "on-chip" enabling gate, the 8205 can be configured to gate its decoded outputs with system timing signals and generate strobes that can be directly connected to latches, flip-flops and one-shots that are used throughout the system.

An excellent example of such an application is the "state decoder" in an 8008 CPU based system. The 8008 CPU issues three bits of information (S₀, S₁, S₂) that indicate the nature of the data on the Data Bus during each machine state. Decoding of these signals is vital to generate strobes that can load the address latches, control bus discipline and general machine functions.



In the figure below a circuit is shown using the 8205 as the "state decoder" for an 8008 CPU that not only decodes the S₀, S₁, S₂ outputs but gates these signals with the clock (phase 2) and the SYNC output of the 8008 CPU. The $\overline{T1}$

and $\overline{T2}$ decoded strobes can connect directly to devices like 8212s for latching the address information. The other decoded strobes can be used to generate signals to control the system data bus, memory timing functions and interrupt structure. RESET is connected to the enable gate so that strobes are not generated during system reset, eliminating accidental loading.

The power of such a circuit becomes evident when a single decoded strobe is logically broken down. Consider $\overline{T1}$ output, the boolean equation for it would be:

$$\overline{T1} = (\overline{S0} \cdot S1 \cdot S2) \cdot (\overline{SYNC} \cdot \text{Phase 2} \cdot \overline{\text{Reset}})$$

A six input NAND gate plus a few inverters would be needed to implement this function. The seven remaining outputs would need a similar circuit to duplicate their function, obviously a substantial savings in components can be achieved when using such a technique.



State Control Coding

S ₀	S ₁	S ₂	STATE
0	1	0	T1
0	1	1	T11
0	0	1	T2
0	0	0	WAIT
1	0	0	T3
1	1	0	STOP
1	1	1	T4
1	0	1	T5

SCHOTTKY BIPOLAR 8205

ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias:	Ceramic	-65°C to +125°C
	Plastic	-65°C to +75°C
Storage Temperature		-65°C to +160°C
All Output or Supply Voltages		-0.5 to +7 Volts
All Input Voltages		-1.0 to +5.5 Volts
Output Currents		125 mA

*COMMENT




Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS $T_A = 0^\circ\text{C}$ to $+75^\circ\text{C}$, $V_{CC} = 5.0\text{V} \pm 5\%$

8205

SYMBOL	PARAMETER	LIMIT		UNIT	TEST CONDITIONS
		MIN.	MAX.		
I_F	INPUT LOAD CURRENT		-0.25	mA	$V_{CC} = 5.25\text{V}$, $V_F = 0.45\text{V}$
I_R	INPUT LEAKAGE CURRENT		10	μA	$V_{CC} = 5.25\text{V}$, $V_R = 5.25\text{V}$
V_C	INPUT FORWARD CLAMP VOLTAGE		-1.0	V	$V_{CC} = 4.75\text{V}$, $I_C = -5.0\text{mA}$
V_{OL}	OUTPUT "LOW" VOLTAGE		0.45	V	$V_{CC} = 4.75\text{V}$, $I_{OL} = 10.0\text{mA}$
V_{OH}	OUTPUT HIGH VOLTAGE	2.4		V	$V_{CC} = 4.75\text{V}$, $I_{OH} = -1.5\text{mA}$
V_{IL}	INPUT "LOW" VOLTAGE		0.85	V	$V_{CC} = 5.0\text{V}$
V_{IH}	INPUT "HIGH" VOLTAGE	2.0		V	$V_{CC} = 5.0\text{V}$
I_{SC}	OUTPUT HIGH SHORT CIRCUIT CURRENT	-40	-120	mA	$V_{CC} = 5.0\text{V}$, $V_{OUT} = 0\text{V}$
V_{CX}	OUTPUT "LOW" VOLTAGE @ HIGH CURRENT		0.8	V	$V_{CC} = 5.0\text{V}$, $I_{OX} = 40\text{mA}$
I_{CC}	POWER SUPPLY CURRENT		70	mA	$V_{CC} = 5.25\text{V}$

TYPICAL CHARACTERISTICS




SCHOTTKY BIPOLAR 8205

8205 SWITCHING CHARACTERISTICS

CONDITIONS OF TEST:

- Input pulse amplitudes: 2.5V
- Input rise and fall times: 5 nsec between 1V and 2V
- Measurements are made at 1.5V

TEST LOAD:




All Transistors 2N2369 or Equivalent. $C_L = 30$ pF

TEST WAVEFORMS

ADDRESS OR ENABLE
INPUT PULSE

OUTPUT




A.C. CHARACTERISTICS $T_A = 0^\circ\text{C}$ to $+75^\circ\text{C}$, $V_{CC} = 5.0\text{V} \pm 5\%$ unless otherwise specified.

SYMBOL	PARAMETER	MAX. LIMIT	UNIT	TEST CONDITIONS
t_{PH}	ADDRESS OR ENABLE TO OUTPUT DELAY	18	ns	
t_{PL}		18	ns	
t_{HL}		18	ns	
t_{LL}		18	ns	
$C_{IN}^{(1)}$	INPUT CAPACITANCE	P8205 4(typ.) C8205 5(typ.)	pF	$f = 1$ MHz, $V_{CC} = 0\text{V}$ $V_{BIAS} = 2.0\text{V}$, $T_A = 25^\circ\text{C}$


1. This parameter is periodically sampled and is not 100% tested

TYPICAL CHARACTERISTICS

ADDRESS OR ENABLE TO OUTPUT
DELAY VS. LOAD CAPACITANCE



ADDRESS OR ENABLE TO OUTPUT
DELAY VS. AMBIENT TEMPERATURE



PRIORITY INTERRUPT CONTROL UNIT

- Eight Priority Levels
- Current Status Register
- Priority Comparator
- Fully Expandable
- High Performance (50ns)
- 24-Pin Dual In-Line Package


The 8214 is an eight level priority interrupt control unit designed to simplify interrupt driven microcomputer systems.

The PICU can accept eight requesting levels; determine the highest priority, compare this priority to a software controlled current status register and issue an interrupt to the system along with vector information to identify the service routine.

The 8214 is fully expandable by the use of open collector interrupt output and vector information. Control signals are also provided to simplify this function.

The PICU is designed to support a wide variety of vectored interrupt structures and reduce package count in interrupt driven microcomputer systems.


PIN CONFIGURATION



PIN NAMES

INPUTS	
R ₀ -R ₇	REQUEST LEVELS (R ₇ HIGHEST PRIORITY)
B ₀ -B ₇	CURRENT STATUS
SGS	STATUS GROUP SELECT
ECS	ENABLE CURRENT STATUS
INTE	INTERRUPT ENABLE
CLK	CLOCK (INT F.F.)
ELR	ENABLE LEVEL READ
ETLG	ENABLE THIS LEVEL GROUP
OUTPUTS:	
A ₀ -A ₂	REQUEST LEVELS } OPEN COLLECTOR
INT	INTERRUPT (ACT. LOW) }
ENLG	ENABLE NEXT LEVEL GROUP

LOGIC DIAGRAM



INTERRUPTS IN MICROCOMPUTER SYSTEMS

Microcomputer system design requires that I/O devices such as keyboards, displays, sensors and other components receive servicing in an efficient method so that large amounts of the total systems tasks can be assumed by the microcomputer with little or no effect on throughput.


The most common method of servicing such devices is the **Polled** approach. This is where the processor must test each device in sequence and in effect "ask" each one if it needs servicing. It is easy to see that a large portion of the main program is looping through this continuence polling cycle and that such a method would have a serious, detrimental effect on system throughput thus limiting the tasks that could be assumed by the microcomputer and reducing the cost effectiveness of using such devices.

A more desirable method would be one that would allow the microprocessor to be executing its main program and only stop to service peripheral devices when it is told to do so by the device itself. In effect, the method would provide an external asynchronous input that would inform the processor that it should complete whatever instruction that is currently being executed and fetch a new routine that will service the requesting device. Once this servicing is complete however the processor would resume exactly where it left off.


This method is called **Interrupt**. It is easy to see that system throughput would drastically increase, and thus more tasks could be assumed by the microcomputer to further enhance its cost effectiveness.

The **Priority Interrupt Control Unit (PICU)** functions as an overall manager in an Interrupt-Driven system environment. It accepts requests from the peripheral equipment, determines which of the incoming requests is of the highest importance (priority), ascertains whether the incoming request has a higher priority value than the level currently being serviced and issues an Interrupt to the CPU based on this determination.

Each peripheral device or structure usually has a special program or "routine" that is associated with its specific functional or operational requirements; this is referred to as a "service routine". The PICU, after issuing an Interrupt to the CPU, must somehow input information into the CPU that can "point" the Program Counter to the service routine associated with the requesting device. The PICU encodes the requesting level into such information for use as a "vector" to the correct Interrupt Service Routine.



Polled Method



Interrupt Method

FUNCTIONAL DESCRIPTION

General

The 8214 is a device specifically designed for use in real time, interrupt driven, microcomputer systems. Basically it is an eight (8) level priority control unit that can accept eight different interrupt requests, determine which has the highest priority, compare that level to a software maintained current status register and issue an interrupt to the system based on this comparison along with vector information to indicate the location of the service routine.

Priority Encoder

The eight requests inputs, which are active low, come into the Priority Encoder. This circuit determines which request input is the most important (highest priority) as preassigned by the designer. (R7) is the highest priority input to the 8214 and (R0) is the lowest. The logic of the Priority Encoder is such that if two or more input levels arrive at the same time then the input having the highest priority will take precedence and a three bit output, corresponding to the active level (modulo 8) will be sent out. The Priority Encoder also contains a latch to store the request input. This latch is controlled by the Interrupt Disable Flip-flop so that once an interrupt has been issued by the 8214 the request latch is no longer open. (Note that the latch does not store inactive requests. In order for a request to be monitored by the 8214 it must remain present until it has been serviced.)


Current Status Register

In an interrupt driven microcomputer system it is important to not only prioritize incoming requests but to ascertain whether such a request is a higher priority than the interrupt currently being serviced.

The Current Status Register is a simple 4-bit latch that is treated as an addressable output port by the microcomputer system. It is loaded when the \overline{ECS} input goes low.

Maintenance of the Current Status Register is performed as a portion of the service routine. Basically, when an interrupt is issued to the system the programmer outputs a binary code (modulo 8) that is the compliment of the interrupt level. This value is stored in the Current Status Register and is compared to all further prioritized incoming requests by the Priority Comparator. In essence, a copy of the current interrupt level is written into the 8214 to be used as a reference for comparison. There is no restriction to this maintenance, other level values can be written into this register as references so that groups of interrupt requests may be disallowed under complete control of the programmer.

Note that the fourth bit in the register is \overline{SGS} . This input is part of the value written out by the programmer and performs a special function. The Priority Comparator will only issue an output that indicates the request level is greater than the Current Status Register. If both comparator inputs are equal to zero no output will be present. The \overline{SGS} input allows the programmer to, in effect, disable this comparison and allow the 8214 to issue an interrupt to the system that is based only on the logic of the priority encoder.



SCHOTTKY BIPOLAR 8214

Control Signals

The 8214 also has several inputs that enable the designer to synchronize the interrupt issued to the microprocessor and to allow or disallow such an issuance. Also, signals are provided that permit simple expansion to other 8214s so that more than eight levels can be controlled.

INTE, $\overline{\text{CLK}}$

The INTE (Interrupt Enable) input allows the designer to "shutoff" the interrupt system under control of external logic or possibly under software maintenance. A "zero" on this line will not allow interrupts to be issued to the microcomputer system.

The $\overline{\text{CLK}}$ (Clock) input is actually the trigger that strobes the Interrupt Flip-Flop. It can be connected to one of the clocks of the microprocessor so that the interrupt issued meets the CPU set-up time specification. Note that due to the gating of the input to the Interrupt Flip-Flop the $\overline{\text{INT}}$ output will only be active for the time of a single clock period, so external latching may be required to hold this signal.

$\overline{\text{ELR}}$, ETLG, ENGL

These three signals allow 8214s to be cascaded so that more than eight levels of interrupt requests can be controlled.

Basically, the ENGL output of one 8214 is connected to the ETLG input of the next and so on, with the first 8214 having its ETLG input pulled "high" and assigned the highest priority. When the ENGL output is "high" it indicates that there is no interrupt pending on that device and that interrupts can be monitored on the next lower priority 8214.

This "cascading" can be expanded almost indefinitely to accommodate even the largest of interrupt driven system architectures.

$\overline{\text{A0}}$, $\overline{\text{A1}}$, $\overline{\text{A2}}$


In order to identify which device has interrupted the processor so that the service routine associated with it can be addressed, a pointer or "vector" must accompany the interrupt issued to the microcomputer system.

The $\overline{\text{A0}}$, $\overline{\text{A1}}$ and $\overline{\text{A2}}$ outputs represent the complement of the active interrupt level (modulo 8). By using these signals to encode the special instruction, RST, the program counter of the microprocessor, can point to the location of the service routine. Note that these three outputs are gated by the $\overline{\text{ELR}}$ input and are open collector so that expansion is simplified.

$\overline{\text{INT}}$

The $\overline{\text{INT}}$ output of the 8214 is the signal that is issued to the microprocessor to initiate the interrupt sequence. As soon as $\overline{\text{INT}}$ is active the INT DIS FF is set, inhibiting further requests from entering the Request Latch. Only the writing out of the current status information by strobing the $\overline{\text{ECS}}$ input will clear the INT DIS FF and allow requests to enter the latch.

Note that $\overline{\text{INT}}$ is also open collector so that when cascaded to other 8214s an interrupt in any of the active devices will set all INT DIS FFs in the entire array.



SCHOTTKY BIPOLAR 8214

APPLICATIONS OF THE 8214

8 Level Controller (8080)

The most common of applications of the 8214 is that of an eight level priority structure for 8080 or 8088 microcomputer systems.

Shown in the figure below is a detailed logic schematic of a simple circuit that will accept eight input requests, maintain current status, issue the interrupt signal to the 8080 and encode the proper RST instruction to gate onto the data bus.

The eight requests are connected to the 8214 by the designer in whatever order of priority is to be preassigned. For example, eight keyboards could be monitored and each assigned a degree of importance (level of priority) so that faster processor attention or access can be assigned to the critical or time dependent tasks.

The inputs to the Current Status Register are connected to the Data Bus so that data can be written out into this "port".

An 8212 is used to encode the RST instruction and also to act as a 3-state gate to place the proper RST instruction when the 8080 Data Bus is in the input mode. Note that the INT signal from the 8214 is latched in the SR flip-flop of the 8212 so that proper timing is maintained. The 8212 is selected (enabled) when the INTA signal from the 8080 status latch and the DBIN from the 8080 are active, this assures that the RST instruction will be placed on the Data Bus at the proper time. Note that the $\overline{\text{INT}}$ output from the 8212 is inverted and pulled up before it is connected to the 8080. This is to generate an $\overline{\text{INT}}$ signal to the 8080 that has the correct polarity and meets the input voltage requirement (3.3V).


Basic Operation

When the initial interrupt request is presented to the 8214 it will issue an interrupt to the 8080 if the structure is enabled. The 8214 will encode the request into 3 bits (modulo 8) and output them to the 8212. After the acknowledgment of the interrupt has been issued by the 8080 the encoded RST instruction is gated onto the Data Bus by the 8212. The processor executes the instruction and points the program counter to the desired serviced routine. In this routine the programmer will probably save the status of the register array and flags within a series of PUSH instructions (4). Then a copy of the current interrupt level (modulo 8) can be "built" in the Accumulator and output to the Current Status Register of the 8214 for use as a comparison reference for all further incoming requests to the system.


This Vectored Eight Level Priority Interrupt Structure for 8080 microcomputer systems is a powerful yet flexible circuit that is high performance and has a minimal component count.

PRIORITY REQUEST	RST	A ₂	A ₁	A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
LOWEST	0	1	1	1	1	1	1	1	1	1	1	1
1	0	1	1	0	1	1	1	1	1	1	1	1
2	0	1	0	1	1	1	1	1	1	1	1	1
3	0	1	0	0	1	1	1	1	1	1	1	1
4	0	0	1	1	1	1	1	1	1	1	1	1
5	0	0	1	0	1	1	1	1	1	1	1	1
6	0	0	1	0	0	1	1	1	1	1	1	1
7	0	0	0	1	1	1	1	1	1	1	1	1
HIGHEST	0	0	0	0	1	1	1	1	1	1	1	1

*RST 0 WILL VECTOR PROGRAM COUNTER TO LOCATION 0 (ZERO) AND INVOKE THE SAME ROUTINE AS "RESET" INPUT TO 8080
 THIS COULD BE INITIALIZED THE SYSTEM BASED ON THE ROUTINE INVOKED
 (A CAUTION TO SYSTEM PROGRAMMERS.)



SCHOTTKY BIPOLAR 8214



16 Level Controller

APPLICATIONS OF THE 8214

Cascading the 8214

When greater than eight levels of interrupts must be prioritized and serviced, the 8214 can be cascaded with other 8214s to support such an architecture.

On the previous page a simple circuit is shown that can control 16 levels of interrupt and is easily expandable to support up to 40 levels of interrupt by just cascading more 8214s.

As described previously, there are signals provided in the 8214 for cascading (ELR, ETLG, ENLG) and in effect the ENLG output of the first 8214 "ripples" down to the next and so on. The entire array of 8214s regardless of size, can be thought of as a single priority control unit, with the first having the highest priority and the next 8214 having a lower priority and so on.

In this application, the manner in which software handles the servicing of the interrupt will change. Since more than eight vectors must be generated a method other than the common RST instruction must be implemented. Basically, the priority control array must somehow modify the contents of the 8080 Program Counter so that it can point ("vector") to one of 16 (or how many levels are to be serviced) and fetch the proper service routine. A simple approach is to treat the priority control array as a single input port that can input a value into the Accumulator and use this value as an offset to modify the Program Counter (Indirect Jump).

An initial CALL is needed to invoke this Indirect Jump routine so the circuitry is configured to insert an RST 7 (FFh) for all interrupts, thus the Indirect Jump Routine starts at location (56d).


The Assembly Code for the flow chart is as follows:

```

PUSH PSW      }
PUSH B        } (save processor status)
PUSH D        } (22 microseconds)
PUSH H        }
IN (n)        (input Priority Array Value)
MOV L,A       (transfer Accumulator to L register)
MVI H,(n)     (load Base Address into H register)
PCHL          (transfer H&L to Program Counter)
    
```

(The execution time for the total routine is 35.5 microseconds based on an 8080 clock period of 500ns.)

Following is a basic flowchart of the priority array Indirect Jump routine. Note that the last step in the routine will vector the processor to fetch the proper service routine as dictated by the interrupting level.



REQUEST (PR) PRIORITIES	D7 D6 D5 D4 D3 D2 D1 D0								
	0-7 EN	8-15 EN	A2	A1	A0	0	0	0	
LOWEST	0	0	1	1	1	1	0	0	0
1	0	1	1	1	1	0	0	0	0
2	0	1	1	0	1	0	0	0	0
3	0	1	1	0	0	0	0	0	0
4	1	0	1	0	1	1	0	0	0
5	0	1	0	1	0	0	0	0	0
6	0	1	0	0	1	0	0	0	0
7	0	1	0	0	0	0	0	0	0
8	1	0	1	1	1	0	0	0	0
9	1	0	1	1	0	0	0	0	0
10	1	0	1	0	1	0	0	0	0
11	1	0	1	0	0	0	0	0	0
12	1	0	0	1	1	0	0	0	0
13	1	0	0	1	0	0	0	0	0
14	1	0	0	0	1	0	0	0	0
HIGHEST	1	0	0	0	0	0	0	0	0

Shown in the figure above is a chart of the 16 different array values that are used to offset the Program Counter and vector to the proper service routine. These values are the ones that are loaded into the "L" register; the value loaded into the "H" register with an "immediate instruction" is used to identify the major area of memory where the service routines are stored, similar to a "course setting" and the value in the "L" register is used to identify a specific location, similar to a "fine setting".

Note that D0, D1, and D2 are always set to "zero", this provides the programmer eight (8) memory locations between the start of each service routine so that maintenance of the associated Current Status Register and a JUMP or CALL instruction can be implemented.

This method of interrupt control can be almost indefinitely expanded and provides the system designer with a powerful tool to enhance total system throughput.

SCHOTTKY BIPOLAR 8214

D.C. AND OPERATING CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias	0°C to 70°C
Storage Temperature	-65°C to +150°C
All Output and Supply Voltages	-0.5V to +7V
All Input Voltages	-1.0V to +5.5V
Output Currents	100 mA

*COMMENT: Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specifications is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

$T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 5\%$.

Symbol	Parameter	Limits			Unit	Conditions
		Min.	Typ. [1]	Max.		
V_C	Input Clamp Voltage (all inputs)			-1.0	V	$I_C = -5\text{mA}$
I_F	Input Forward Current: ETLG input all other inputs		-0.15	-0.5	mA	$V_F = 0.45\text{V}$
			-0.08	-0.25	mA	
I_R	Input Reverse Current: ETLG input all other inputs			80	μA	$V_R = 5.25\text{V}$
				40	μA	
V_{IL}	Input LOW Voltage: all inputs			0.8	V	$V_{CC} = 5.0\text{V}$
V_{IH}	Input HIGH Voltage: all inputs	2.0			V	$V_{CC} = 5.0\text{V}$
I_{CC}	Power Supply Current		90	130	mA	See Note 2.
V_{OL}	Output LOW Voltage: all outputs		.3	.45	V	$I_{OL} = 15\text{mA}$
V_{OH}	Output HIGH Voltage: ENLG output	2.4	3.0		V	$I_{OH} = -1\text{mA}$
I_{OS}	Short Circuit Output Current: ENLG output	-20	-35	-55	mA	$V_{OS} = 0\text{V}$, $V_{CC} = 5.0\text{V}$
I_{CEX}	Output Leakage Current: \overline{INT} and $\overline{A_0-A_2}$			100	μA	$V_{CEX} = 5.25\text{V}$

NOTES:

1. Typical values are for $T_A = 25^\circ\text{C}$, $V_{CC} = 5.0\text{V}$.
2. B_0-B_2 , \overline{SGS} , \overline{CLK} , $\overline{R_0-R_4}$ grounded, all other inputs and all outputs open.

SCHOTTKY BIPOLAR 8214

A.C. CHARACTERISTICS AND WAVEFORMS $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{CC} = +5V \pm 5\%$

Symbol	Parameter	Limits			Unit
		Min.	Typ. ^[1]	Max.	
t_{CY}	\overline{CLK} Cycle Time	80	50		ns
t_{PW}	\overline{CLK} , \overline{ECS} , \overline{INT} Pulse Width	25	15		ns
t_{ISS}	INTE Setup Time to \overline{CLK}	16	12		ns
t_{ISH}	INTE Hold Time after \overline{CLK}	20	10		ns
$t_{ETCS}^{[2]}$	ETLG Setup Time to \overline{CLK}	25	12		ns
$t_{ETCH}^{[2]}$	ETLG Hold Time After \overline{CLK}	20	10		ns
$t_{ECCS}^{[2]}$	\overline{ECS} Setup Time to \overline{CLK}	80	50		ns
$t_{ECCH}^{[3]}$	\overline{ECS} Hold Time After \overline{CLK}	0			ns
$t_{ECRS}^{[3]}$	\overline{ECS} Setup Time to \overline{CLK}	110	70		ns
$t_{ECRH}^{[3]}$	\overline{ECS} Hold Time After \overline{CLK}	0			
$t_{ECSS}^{[2]}$	\overline{ECS} Setup Time to \overline{CLK}	75	70		ns
$t_{ECSH}^{[2]}$	\overline{ECS} Hold Time After \overline{CLK}	0			ns
$t_{DCS}^{[2]}$	\overline{SGS} and $\overline{B_0-B_2}$ Setup Time to \overline{CLK}	70	50		ns
$t_{DCH}^{[2]}$	\overline{SGS} and $\overline{B_0-B_2}$ Hold Time After \overline{CLK}	0			ns
$t_{RCS}^{[3]}$	$\overline{R_0-R_7}$ Setup Time to \overline{CLK}	90	55		ns
$t_{RCH}^{[3]}$	$\overline{R_0-R_7}$ Hold Time After \overline{CLK}	0			ns
t_{ICS}	\overline{INT} Setup Time to \overline{CLK}	55	35		ns
t_{CI}	\overline{CLK} to \overline{INT} Propagation Delay		15	25	ns
$t_{RIS}^{[4]}$	$\overline{R_0-R_7}$ Setup Time to \overline{INT}	10	0		ns
$t_{RIH}^{[4]}$	$\overline{R_0-R_7}$ Hold Time After \overline{INT}	35	20		ns
t_{RA}	$\overline{R_0-R_7}$ to $\overline{A_0-A_2}$ Propagation Delay		80	100	ns
t_{ELA}	\overline{ELR} to $\overline{A_0-A_2}$ Propagation Delay		40	55	ns
t_{ECA}	\overline{ECS} to $\overline{A_0-A_2}$ Propagation Delay		100	120	ns
t_{ETA}	ETLG to $\overline{A_0-A_2}$ Propagation Delay		35	70	ns
$t_{DECS}^{[4]}$	\overline{SGS} and $\overline{B_0-B_2}$ Setup Time to \overline{ECS}	15	10		ns
$t_{DECH}^{[4]}$	\overline{SGS} and $\overline{B_0-B_2}$ Hold Time After \overline{ECS}	15	10		ns
t_{REN}	$\overline{R_0-R_7}$ to ENLG Propagation Delay		45	70	ns
t_{ETEN}	ETLG to ENLG Propagation Delay		20	25	ns
t_{ECRN}	\overline{ECS} to ENLG Propagation Delay		85	90	ns
t_{ECSN}	\overline{ECS} to ENLG Propagation Delay		35	55	ns


CAPACITANCE [5]

Symbol	Parameter	Limits			Unit
		Min.	Typ. ^[1]	Max	
C_{IN}	Input Capacitance		5	10	pF
C_{OUT}	Output Capacitance		7	12	pF

TEST CONDITIONS: $V_{BIAS} = 2.5V$, $V_{CC} = 5V$, $T_A = 25^\circ\text{C}$, $f = 1\text{ MHz}$

NOTE 5. This parameter is periodically sampled and not 100% tested.

WAVEFORMS




NOTES:

- (1) Typical values are for $T_A = 25^\circ\text{C}$, $V_{CC} = 5.0\text{V}$.
- (2) Required for proper operation if ISE is enabled during next clock pulse.
- (3) These times are not required for proper operation but for desired change in interrupt flip-flop.
- (4) Required for new request or status to be properly loaded.

TEST CONDITIONS:

- Input pulse amplitude: 2.5 volts.
- Input rise and fall times: 5 ns between 1 and 2 volts.
- Output loading of 15 mA and 30 pf.
- Speed measurements taken at the 1.5V levels.

TEST LOAD CIRCUIT




4 BIT PARALLEL BIDIRECTIONAL BUS DRIVER

- Data Bus Buffer Driver for 8080 CPU
- Low Input Load Current — .25 mA Maximum
- High Output Drive Capability for Driving System Data Bus
- 3.65V Output High Voltage for Direct Interface to 8080 CPU
- Three State Outputs
- Reduces System Package Count

The 8216/8226 is a 4-bit bi-directional bus driver/receiver.

All inputs are low power TTL compatible. For driving MOS, the DO outputs provide a high 3.65V V_{OH} , and for high capacitance terminated bus structures, the DB outputs provide a high 50mA I_{OL} capability.

A non-inverting (8216) and an inverting (8226) are available to meet a wide variety of applications for buffering in micro-computer systems.



FUNCTIONAL DESCRIPTION

Microprocessors like the 8080 are MOS devices and are generally capable of driving a single TTL load. The same is true for MOS memory devices. While this type of drive is sufficient in small systems with few components, quite often it is necessary to buffer the microprocessor and memories when adding components or expanding to a multi-board system.

The 8216/8226 is a four bit bi-directional bus driver specifically designed to buffer microcomputer system components.

Bi-Directional Driver


Each buffered line of the four bit driver consists of two separate buffers that are tri-state in nature to achieve direct bus interface and bi-directional capability. On one side of the driver the output of one buffer and the input of another are tied together (DB), this side is used to interface to the system side components such as memories, I/O, etc., because its interface is direct TTL compatible and it has high drive (50mA). On the other side of the driver the inputs and outputs are separated to provide maximum flexibility. Of course, they can be tied together so that the driver can be used to buffer a true bi-directional bus such as the 8080 Data Bus. The DO outputs on this side of the driver have a special high voltage output drive capability (3.65V) so that direct interface to the 8080 and 8008 CPUs is achieved with an adequate amount of noise immunity (350mV worst case).

Control Gating \overline{DIEN} , \overline{CS}


The \overline{CS} input is actually a device select. When it is "high" the output drivers are all forced to their high-impedance state. When it is at "zero" the device is selected (enabled) and the direction of the data flow is determined by the \overline{DIEN} input.

The \overline{DIEN} input controls the direction of data flow (see Figure 1) for complete truth table. This direction control is accomplished by forcing one of the pair of buffers into its high impedance state and allowing the other to transmit its data. A simple two gate circuit is used for this function.

The 8216/8226 is a device that will reduce component count in microcomputer systems and at the same time enhance noise immunity to assure reliable, high performance operation.



(a) 8216



(b) 8226

\overline{DIEN}	\overline{CS}	Direction
0	0	DI - DB
1	0	DB - DO
0	1	HIGH IMPEDANCE
1	1	

Figure 1. 8216/8226 Logic Diagrams

SCHOTTKY BIPOLAR 8216/8226

APPLICATIONS OF 8216/8226

8080 Data Bus Buffer

The 8080 CPU Data Bus is capable of driving a single TTL load and is more than adequate for small, single board systems. When expanding such a system to more than one board to increase I/O or Memory size, it is necessary to provide a buffer. The 8216/8226 is a device that is exactly fitted to this application.

Shown in Figure 2 are a pair of 8216/8226 connected directly to the 8080 Data Bus and associated control signals. The buffer is bi-directional in nature and serves to isolate the CPU data bus.

On the system side, the DB lines interface with standard semiconductor I/O and Memory components and are completely TTL compatible. The DB lines also provide a high drive capability (50mA) so that an extremely large system can be driven along with possible bus termination networks.

On the 8080 side the DI and DO lines are tied together and are directly connected to the 8080 Data Bus for bi-directional operation. The DO outputs of the 8216/8226 have a high voltage output capability of 3.65 volts which allows direct connection to the 8080 whose minimum input voltage is 3.3 volts. It also gives a very adequate noise margin of 350mV (worst case).

The \overline{DIEN} inputs to 8216/8226 is connected directly to the 8080. \overline{DIEN} is tied to \overline{DBIN} so that proper bus flow is maintained, and CS is tied to BUSEN so that the system side Data Bus will be 3-stated when a Hold request has been acknowledged during a DMA activity.

Memory and I/O Interface to a Bi-directional Bus

In large microcomputer systems it is often necessary to provide Memory and I/O with their own buffers and at the same time maintain a direct, common interface to a bi-directional Data Bus. The 8216/8226 has separated data in and data out lines on one side and a common bi-directional set on the other to accommodate such a function.

Shown in Figure 3 is an example of how the 8216/8226 is used in this type of application.

The interface to Memory is simple and direct. The memories used are typically Intel[®] 8102, 8102A, 8101 or 8107B-4 and have separate data inputs and outputs. The DI and DO lines of the 8216/8226 tie to them directly and under control of the MEMR signal, which is connected to the \overline{DIEN} input, an interface to the bi-directional Data Bus is maintained.

The interface to I/O is similar to Memory. The I/O devices used are typically Intel[®] 8255s, and can be used for both input and output ports. The I/O R signal is connected directly to the \overline{DIEN} input so that proper data flow from the I/O device to the Data Bus is maintained.

The 8216/8226 can be used in a wide variety of other buffering functions in microcomputer systems such as Address Bus Drivers, Drivers to peripheral devices such as printers, and as Drivers for long length cables to other peripherals or systems.




Figure 2. 8080 Data Bus Buffer.




Figure 3. Memory and I/O Interface to a Bi-Directional Bus.

SCHOTTKY BIPOLAR 8216/8226

D.C. AND OPERATING CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias	0°C to 70°C
Storage Temperature	-65°C to +150°C
All Output and Supply Voltages	-0.5V to +7V
All Input Voltages	-1.0V to +5.5V
Output Currents	125 mA

*COMMENT: Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.


$T_A = 0^\circ\text{C to } +70^\circ\text{C}, V_{CC} = +5V \pm 5\%$

Symbol	Parameter	Limits			Unit	Conditions
		Min.	Typ.	Max.		
I_{F1}	Input Load Current $\overline{DIEN}, \overline{CS}$		-0.15	-5	mA	$V_F = 0.45$
I_{F2}	Input Load Current All Other Inputs		-0.08	-25	mA	$V_F = 0.45$
I_{R1}	Input Leakage Current $\overline{DIEN}, \overline{CS}$			20	μA	$V_R = 5.25\text{V}$
I_{R2}	Input Leakage Current DI Inputs			10	μA	$V_R = 5.25\text{V}$
V_C	Input Forward Voltage Clamp			-1	V	$I_C = -5\text{mA}$
V_{IL}	Input "Low" Voltage			.95	V	
V_{IH}	Input "High" Voltage	2.0			V	
I_{O1}	Output Leakage Current (3-State)	DO DB		20 100	μA	$V_O = 0.45\text{V}/5.25\text{V}$
I_{CC}	Power Supply Current	8216	95	130	mA	
		8226	85	120	mA	
V_{OL1}	Output "Low" Voltage		0.3	.45	V	DO Outputs $I_{OL} = 15\text{mA}$ DB Outputs $I_{OL} = 25\text{mA}$
V_{OL2}	Output "Low" Voltage	8216	0.5	.6	V	DB Outputs $I_{OL} = 55\text{mA}$
		8226	0.5	.6	V	DB Outputs $I_{OL} = 50\text{mA}$
V_{OH1}	Output "High" Voltage	3.65	4.0		V	DO Outputs $I_{OH} = -1\text{mA}$
V_{OH2}	Output "High" Voltage	2.4	3.0		V	DB Outputs $I_{OH} = -10\text{mA}$
I_{OS}	Output Short Circuit Current		-15	-35	mA	DO Outputs $V_O \cong 0\text{V}$,
			-30	-75	mA	DB Outputs $V_{CC} = 5.0\text{V}$

NOTE: Typical values are for $T_A = 25^\circ\text{C}, V_{CC} = 5.0\text{V}$.

SCHOTTKY BIPOLAR 8216/8226

WAVEFORMS



A.C. CHARACTERISTICS


$T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{CC} = +5\text{V} \pm 5\%$

Symbol	Parameter	Limits			Unit	Conditions
		Min.	Typ.[1]	Max.		
T_{PD1}	Input to Output Delay DO Outputs		15	25	ns	$C_L = 30\text{pF}$, $R_1 = 300\Omega$ $R_2 = 600\Omega$
T_{PD2}	Input to Output Delay DB Outputs	8216	20	30	ns	$C_L = 300\text{pF}$, $R_1 = 90\Omega$ $R_2 = 180\Omega$
		8226	16	25	ns	
T_E	Output Enable Time	8216	45	65	ns	(Note 2)
		8226	35	54	ns	(Note 3)
T_D	Output Disable Time		20	35	ns	(Note 4)

TEST CONDITIONS:

Input pulse amplitude of 2.5V.
Input rise and fall times of 5 ns between 1 and 2 volts.
Output loading is 5 mA and 10 pF.
Speed measurements are made at 1.5 volt levels.

TEST LOAD CIRCUIT



Capacitance^[5]


Symbol	Parameter	Limits			Unit
		Min.	Typ.[1]	Max.	
C_{IN}	Input Capacitance		4	8	pF
C_{OUT1}	Output Capacitance		6	10	pF
C_{OUT2}	Output Capacitance		13	18	pF

TEST CONDITIONS: $V_{BIAS} = 2.5\text{V}$, $V_{CC} = 5.0\text{V}$, $T_A = 25^\circ\text{C}$, $f = 1\text{ MHz}$.

- NOTES:
- Typical values are for $T_A = 25^\circ\text{C}$, $V_{CC} = 5.0\text{V}$.
 - DO Outputs, $C_L = 30\text{pF}$, $R_1 = 300/10\text{ K}\Omega$, $R_2 = 180/1\text{ K}\Omega$; DB Outputs, $C_L = 300\text{pF}$, $R_1 = 90/10\text{ K}\Omega$, $R_2 = 180/1\text{ K}\Omega$.
 - DO Outputs, $C_L = 30\text{pF}$, $R_1 = 300/10\text{ K}\Omega$, $R_2 = 600/1\text{ K}\Omega$; DB Outputs, $C_L = 300\text{pF}$, $R_1 = 90/10\text{ K}\Omega$, $R_2 = 180/1\text{ K}\Omega$.
 - DO Outputs, $C_L = 5\text{pF}$, $R_1 = 300/10\text{ K}\Omega$, $R_2 = 600/1\text{ K}\Omega$; DB Outputs, $C_L = 5\text{pF}$, $R_1 = 90/10\text{ K}\Omega$, $R_2 = 180/1\text{ K}\Omega$.
 - This parameter is periodically sampled and not 100% tested.

Coming Soon

8253
8257
8259





Silicon Gate MOS 8253


PROGRAMMABLE INTERVAL TIMER

- 3 Independent 16-Bit Counters
- DC to 3 MHz
- Programmable Counter Modes
- Count Binary or BCD
- Single +5V Supply
- 24 Pin Dual-in-line Package


The 8253 is a programmable counter/timer chip designed for use as an 8080 (or 8008) peripheral. It uses nMOS technology with a single +5V supply and is packaged in a 24-pin plastic DIP.

It is organized as three independent 16-bit counters, each with a count rate from 0Hz to 3MHz. All modes of operation are software programmable by the 8080.

PIN CONFIGURATION



BLOCK DIAGRAM



SILICON GATE MOS 8253

8253 PRELIMINARY FUNCTIONAL DESCRIPTION

In Microcomputer-based systems the most common interface is to a mechanical device such as a printer head or stepper motor. All such devices have inherent delays that must be accounted for if accurate and reliable performance is to be achieved. The systems software allows for such delays by programmed timing loops. This type of programming requires significant overhead and maintenance of multiple loops gets extremely complicated.


The 8253 Programmable Interval Timer is a single chip solution to system timing problems. In essence, it is a group of three 16-bit counters that are independent in nature but driven commonly as I/O peripheral ports. Instead of setting up timing loops in the system software, the programmer configures the 8253 to match his requirements. The programmer initializes one of the three counters of the 8253 with the quantity and mode desired then, upon command, the 8253 will count out the delay and interrupt the microcomputer when it has finished its task. It is easy to see that the software overhead is minimal and that multiple delays can be easily maintained by assigned interrupt levels to different counters. Other functions that are non-delay in nature and require counters can also be implemented with the 8253.

- Programmable Baud Rate Generator
- Event Counter
- Binary Rate Multiplier
- Real Time Clock


System Interface

The 8253 is a component of the MCS-80 system and interfaces in the same manner as all other peripherals of the family. It is treated by the systems software as an array of I/O ports; three are counters and the fourth is a control register for programming. The OUT lines of each counter would normally be tied to the interrupt request inputs of the 8259.

The 8253 represents a significant improvement for solving one of the most common problems in system design and reducing software overhead.



8253 Block Diagram.



8253 System Interface.


PROGRAMMABLE DMA CONTROLLER

- Four Channel DMA Controller
- Priority DMA Request Logic
- Channel Inhibit Logic
- Terminal and Modulo 256/128 Outputs
- Auto Load Mode
- Single TTL Clock ($\phi 2$ /TTL)
- Single +5V Supply
- Expandable
- 40 Pin Dual-in-Line Package


The 8257 is a Direct Memory Access (DMA) Chip which has four channels for use in 8080 microcomputer systems. Its primary function is to generate, upon a peripheral request, a sequential memory address which will allow the peripheral to access or deposit data directly from or to memory. It uses the Hold feature of the 8080 to acquire the system bus. It also keeps count of the number of DMA cycles for each channel and notifies the peripheral when a programmable terminal count has been reached. Other features that it has are two mode priority logic to resolve the request among the four channels, programmable channel inhibit logic, an early write pulse option, a modulo 256/128 Mark output for sectorized data transfers, an automatic load mode, a terminal count status register, and control signal timing generation during DMA cycles. There are three types of DMA cycles: Read DMA Cycle, Write DMA Cycle and Verify DMA Cycle.

The 8257 is a 40-pin, N-channel MOS chip which uses a single +5V supply and the $\phi 2$ (TTL) clock of the 8080 system. It is designed to work in conjunction with a single 8212 8-bit, three-state latch chip. Multiple DMA chips can be used to expand the number of channels with the aid of the 8214 Priority Interrupt Chip.

PIN CONFIGURATION



BLOCK DIAGRAM



SILICON GATE MOS 8257

8257 PRELIMINARY FUNCTIONAL DESCRIPTION

The transfer of data between a mass storage device such as a floppy disk or mag cassette and system RAM memory is often limited by the speed of the microprocessor. Removing the processor during such a transfer and letting an auxiliary device manage the transfer in a more efficient manner would greatly improve the speed and make mass storage devices more attractive, even to the small system designer.


The transfer technique is called DMA (Direct Memory Access); in essence the CPU is idled so that it no longer has control of the system bus and a DMA controller takes over to manage the transfer.

The 8257 Programmable DMA Controller is a single chip, four channel device that can efficiently manage DMA activities. Each channel is assigned a priority level so that if multi-DMA activities are required each mass storage device can be serviced, based on its importance in the system. In


operation, a request is made from a peripheral device for access to the system bus. After its priority is accepted a HOLD command is issued to the CPU, the CPU issues a HLDA and that DMA channel has complete control of the system bus. Transfers can be made in blocks, suspending the processors operation during the entire transfer or, the transfer can be made a few bytes at a time, hidden in the execution states of each instruction cycle, (cycle-stealing).

The modes and priority resolving are maintained by the system software as well as initializing each channel as to the starting address and length of transfer.

The system interface is similar to the other peripherals of the MCS-80 but an additional 8212 is necessary to control the entire address bus. A special control signal BUSEN is connected directly to the 8228 so that the data bus and control bus will be released at the proper time.



System Interface 8257.



System Application of 8257.


PROGRAMMABLE INTERRUPT CONTROLLER

- Eight Level Priority Controller
 - Expandable to 64 Levels
 - Programmable Interrupt Modes (Algorithms)
- Individual Request Mask Capability
 - Single +5V Supply (No Clocks)
 - 28 Pin Dual-in-Line Package


The 8259 handles up to eight vectored priority interrupts for the 8080A CPU. It is cascadable for up to 64 vectored priority interrupts, without additional circuitry. It will be packaged in a 28-pin plastic DIP, uses nMOS technology and requires a single +5V supply. Circuitry is static, requiring no clock input.

The 8259 is designed to minimize the software and real time overhead in handling multi-level priority interrupts. It has several modes, permitting optimization for a variety of system requirements.

PIN CONFIGURATION



BLOCK DIAGRAM




8259 PRELIMINARY FUNCTIONAL DESCRIPTION


In microcomputer systems, the rate at which a peripheral device or devices can be serviced determines the total amount of system tasks that can be assigned to the control of the microprocessor. The higher the throughput the more jobs the microcomputer can do and the more cost effective it becomes. Interrupts have long been accepted as a key to improving system throughput by servicing a peripheral device only when the device has requested it to do so. Efficient managing of the interrupt requests to the CPU will have a significant effect on the overall cost effectiveness of the microcomputer system.

The 8259 Programmable Interrupt Controller is a single-chip device that can manage eight levels of requests and has built-in features for expandability to other 8259s (up to 64 levels). It is programmed by the systems software as an I/O peripheral. A selection of priority algorithms is available to the programmer so that the manner in which the requests are processed by the 8259 can be configured to match his system requirements. The priority assignments and algorithms can be changed or reconfigured dynamically at any time during the main program. This means that the complete interrupt structure can be defined as required, based on the total system environment.

The system interface is the same as other peripheral devices in the MCS-80. A special input is provided (SP) to program the 8259 as a slave or master device when expanding to more than eight levels. Basically the master accepts INT inputs from the slaves and issues a composite request to the 8080A; when it receives the INTA from the 8228 it puts the first byte on the CALL on the bus. On subsequent INTAs the interrupting slave puts out the address of the vector.



8259 System Interface.



Cascading the 8259 22 Level Controller (Expandable to 64 levels).

**CHAPTER 6
PACKAGING
INFORMATION**


	Intel Product Number	Standard Package Type	Number Of Pins	Comments
CPU GROUP	8224	C D P	16	Including 8080A-1, 8080A-2 and M8080A
	8228	C D P	28	
	8080A	C	40	
ROMs	8702A	C	24	
	8708/4	C	24	
	8302	C P	24	
	8308	C P	24	
	8316A	C D P	24	
RAMs	8101-2	C D P	22	New Product
	8111-2	C D P	18	
	8102-2	C D P	16	
	8102A-4	C D P	16	
	8107B-4	C D P	22	
	5101	C D P	22	
	8210	D P	18	
	8222	D	22	
I/O	8212	D P	24	
	8255	C	40	
	8251	C D P	28	
PERIPHERAL	8205	C D P	16	
	8214	C D P	24	
	8216/26	D P	16	
COMING SOON	8253		24	Coming Soon
	8257		40	Coming Soon
	8259		28	Coming Soon

C = Ceramic D = Cerdip P = Plastic


PACKAGING INFORMATION

Dimensions in inches and (millimeters).


16-LEAD CERAMIC DUAL IN-LINE PACKAGE (C)




16-LEAD CerDIP DUAL IN-LINE PACKAGE (D)




16-LEAD PLASTIC DUAL IN-LINE PACKAGE (P)




18-LEAD CERAMIC DUAL IN-LINE PACKAGE (C)




18-LEAD CerDIP DUAL IN-LINE PACKAGE (D)



18-LEAD PLASTIC DUAL IN-LINE PACKAGE (P)




22-LEAD CERAMIC DUAL IN-LINE PACKAGE (C)




PACKAGING INFORMATION

Dimensions in inches and (millimeters).


22-LEAD PLASTIC DUAL IN-LINE PACKAGE (P)




24-LEAD CERDIP DUAL IN-LINE PACKAGE (D)




24-LEAD CERAMIC DUAL IN-LINE PACKAGE (C)




24-LEAD PLASTIC DUAL IN-LINE PACKAGE (P)



28-LEAD CERAMIC DUAL IN-LINE PACKAGE (C)



40-LEAD CERAMIC DUAL IN-LINE PACKAGE (C)





3065 Bowers Avenue
Santa Clara, California 95051
Tel: (408) 248-7501
TWX 910-338-0026
TELEX 34-6372

SALES AND MARKETING OFFICES

U.S. AND CANADIAN SALES OFFICES

ALABAMA
Barnhill and Associates
1764 Horseshoe Trail
Huntsville 35802
Tel: (205) 863-9394

ARIZONA
Sexas Engineering, Inc.
7155 E. Thomas Road, No. 5
Scottsdale 85232
Tel: (602) 945-5781
TWX 910-950-1288

CALIFORNIA
Intel Corp.
390 E. Argus Ave.
Suite 112
Sunnyvale 94086
Tel: (408) 738-3970
TWX 910-338-9279

MacI
P.O. Box 1430
Cupertino 95014
Tel: (408) 257-9880
Eagle Associates, Inc.
4433 Conroy Street
San Jose
San Diego 92111
Tel: (714) 278-5441
TWX 910-335-1585
Intel Corp.
1651 East 4th Street
Suite 228
Santa Ana 92701
Tel: (714) 835-9642
TWX 910-959-1114

COLORADO
Intel Corp.
12075 East 45th Avenue
Suite 310
Denver 80238
Tel: (303) 375-4920
TWX 910-932-0322

FLORIDA
Intel Corp.
290 NE 27th Terrace
Pompano Beach 33062
Tel: (305) 781-7450
TWX 910-958-9607

EUROPEAN MARKETING OFFICES

BELGIUM
Intel International
Rue du Moulin à Papier
51-Bis
B-1160 Brussels
Tel: (02) 660 30 10
TELEX 24814

FRANCE
Intel Corporation, S.A.R.L.
4, Rue d'Arcole
CEDEX 233
94528 Runghia Cedex
Tel: (01) 867 22 21
TELEX 270475

GERMANY
Intel Semiconductor GmbH
Wolfratshausenerstrasse 169
D-8 Munich 71
Tel: (089) 78 89 23
TELEX 5-212870
Intel Semiconductor GmbH
D-6272 Niederranssenau
Weissenberg 26
Tel: (06127) 2314
TELEX: 04186183

ITALY
Intel Semiconductor GmbH
D-7000 Stuttgart 80
Erdmuthstrasse 17
Tel: (0711) 7351506
TELEX 7255346

NETHERLANDS
Intel Corporation (U.K.) Ltd.
Broadfield House
4 Seafleet Towns Road
Coveley, Oxford OX4 3NB
Tel: (0865) 77 14 31
TELEX: 637203

SPAIN
Intel Corporation (U.K.) Ltd.
45-50 Beem Street
Wentworth, Cheshire CW5 5LJ
Tel: (02070) 82 65 60
TELEX: 35620

SWEDEN
Intel Semiconductor GmbH
D-7000 Stuttgart 80
Erdmuthstrasse 17
Tel: (0711) 7351506
TELEX 7255346

UNITED KINGDOM
Pan Electron
No. 1 Higashihakata-Machi
3 Chome, Yodogawa 226
Tel: (06) 471-8511
TELEX 781-4773

NETHERLANDS
Intel Nederland
AFD Elektronica
Van Muijlenweg 22
NL-1006 Amsterdam
Tel: (020) 934824
TELEX: 14622

NORWAY
Norvic Elektronisk (Norge) A/S
P.O. Box 450
Oslo 2
Tel: (02) 55 38 33
TELEX: 16963

SOUTH AFRICA
Electronic Building Elements
P.O. Box 4509
Durban
Tel: (031) 904-9303
TELEX: 923429

SPAIN
Intel
Calle General Mitre #7
Barcelona 17
Tel: (93) 203-5330
TELEX 52838

FLORIDA (cont.)
Intel Corp.
5151 Adamson Street, Suite 200-3
Orlando 32604
Tel: (305) 628-2393
TWX 910-853-9219

ILLINOIS
Intel Corp.
600 Jona Boulevard
Suite 138
Crestbrook 60521
Tel: (312) 225-9510
TWX 910-851-5861

IOWA
Technical Representatives, Inc.
103 Hillside Drive
Cedar Rapids
Tel: (319) 396-5662

KANSAS
Technical Representatives, Inc.
601 Clairborne
Olathe 66061
Tel: (813) 782-1177
TWX: 910-749-6412

MARYLAND
Barnhill and Associates
57 West Timonium Road
Pompano 21099
Tel: (301) 252-7742

MASSACHUSETTS
Dalcom
55 Woody Street
Waltham 02154
Tel: (617) 851-4800
TELEX: 92-3482

MICHIGAN
Intel Corp.
725 South Adams Road
Suite 209
Birmingham 48011
Tel: (313) 642-7078
TWX 910-425-1212
TELEX 2 31143

MINNESOTA
Intel Corp.
675 Southside Office Plaza
3001 West 80th Street
Bloomington 55437
Tel: (612) 835-6722
TWX 910-576-2867

MISSOURI
Technical Representatives, Inc.
Trade Center Bldg
300 Brooks Drive Suite 108
Hazelwood 63042
Tel: (314) 731-5200
TWX: 910-752-0818

NEW JERSEY
Intel Corp.
2 Kilmer Road
Edison 08817
Tel: (201) 985-9100
TWX 710-480-6238

NEW YORK
Intel Corp.
6901 Jarricho Turnpike
Syosset 11791
Tel: (516) 364-9850
TWX 910-321-2198

NEW YORK (cont.)
"S-Squared"
3522 James Street
Syracuse 13206
Tel: (315) 483-8892
TWX 710-641-9554

NEW YORK (cont.)
"S-Squared"
3522 James Street
Syracuse 13206
Tel: (315) 483-8892
TWX 710-641-9554

NEW YORK (cont.)
"S-Squared"
3522 James Street
Syracuse 13206
Tel: (315) 483-8892
TWX 710-641-9554

NEW YORK (cont.)
"S-Squared"
3522 James Street
Syracuse 13206
Tel: (315) 483-8892
TWX 710-641-9554

NEW YORK (cont.)
"S-Squared"
3522 James Street
Syracuse 13206
Tel: (315) 483-8892
TWX 710-641-9554

NEW YORK (cont.)
"S-Squared"
3522 James Street
Syracuse 13206
Tel: (315) 483-8892
TWX 710-641-9554

NEW YORK (cont.)
"S-Squared"
3522 James Street
Syracuse 13206
Tel: (315) 483-8892
TWX 710-641-9554

NEW YORK (cont.)
"S-Squared"
3522 James Street
Syracuse 13206
Tel: (315) 483-8892
TWX 710-641-9554

NEW YORK (cont.)
"S-Squared"
3522 James Street
Syracuse 13206
Tel: (315) 483-8892
TWX 710-641-9554

MICHIGAN
Intel Corp.
725 South Adams Road
Suite 209
Birmingham 48011
Tel: (313) 642-7078
TWX 910-425-1212
TELEX 2 31143

MINNESOTA
Intel Corp.
675 Southside Office Plaza
3001 West 80th Street
Bloomington 55437
Tel: (612) 835-6722
TWX 910-576-2867

MISSOURI
Technical Representatives, Inc.
Trade Center Bldg
300 Brooks Drive Suite 108
Hazelwood 63042
Tel: (314) 731-5200
TWX: 910-752-0818

NEW JERSEY
Intel Corp.
2 Kilmer Road
Edison 08817
Tel: (201) 985-9100
TWX 710-480-6238

NEW YORK
Intel Corp.
6901 Jarricho Turnpike
Syosset 11791
Tel: (516) 364-9850
TWX 910-321-2198

NEW YORK (cont.)
"S-Squared"
3522 James Street
Syracuse 13206
Tel: (315) 483-8892
TWX 710-641-9554

NEW YORK (cont.)
"S-Squared"
3522 James Street
Syracuse 13206
Tel: (315) 483-8892
TWX 710-641-9554

NEW YORK (cont.)
"S-Squared"
3522 James Street
Syracuse 13206
Tel: (315) 483-8892
TWX 710-641-9554

NEW YORK (cont.)
"S-Squared"
3522 James Street
Syracuse 13206
Tel: (315) 483-8892
TWX 710-641-9554

NEW YORK (cont.)
"S-Squared"
3522 James Street
Syracuse 13206
Tel: (315) 483-8892
TWX 710-641-9554

NEW YORK (cont.)
"S-Squared"
3522 James Street
Syracuse 13206
Tel: (315) 483-8892
TWX 710-641-9554

NEW YORK (cont.)
"S-Squared"
3522 James Street
Syracuse 13206
Tel: (315) 483-8892
TWX 710-641-9554

NEW YORK (cont.)
"S-Squared"
3522 James Street
Syracuse 13206
Tel: (315) 483-8892
TWX 710-641-9554

NEW YORK (cont.)
"S-Squared"
3522 James Street
Syracuse 13206
Tel: (315) 483-8892
TWX 710-641-9554

NEW YORK (cont.)
"S-Squared"
3522 James Street
Syracuse 13206
Tel: (315) 483-8892
TWX 710-641-9554

NEW YORK (cont.)
"S-Squared"
3522 James Street
Syracuse 13206
Tel: (315) 483-8892
TWX 710-641-9554

NEW YORK (cont.)
"S-Squared"
3522 James Street
Syracuse 13206
Tel: (315) 483-8892
TWX 710-641-9554

NEW YORK (cont.)
"S-Squared"
3522 James Street
Syracuse 13206
Tel: (315) 483-8892
TWX 710-641-9554

NEW YORK (cont.)
"S-Squared"
3522 James Street
Syracuse 13206
Tel: (315) 483-8892
TWX 710-641-9554

NEW YORK (cont.)
"S-Squared"
3522 James Street
Syracuse 13206
Tel: (315) 483-8892
TWX 710-641-9554

NEW YORK (cont.)
"S-Squared"
3522 James Street
Syracuse 13206
Tel: (315) 483-8892
TWX 710-641-9554

NEW YORK (cont.)
"S-Squared"
3522 James Street
Syracuse 13206
Tel: (315) 483-8892
TWX 710-641-9554

NEW YORK (cont.)
"S-Squared"
3522 James Street
Syracuse 13206
Tel: (315) 483-8892
TWX 710-641-9554

NEW YORK (cont.)
"S-Squared"
3522 James Street
Syracuse 13206
Tel: (315) 483-8892
TWX 710-641-9554

NEW YORK (cont.)
"S-Squared"
3522 James Street
Syracuse 13206
Tel: (315) 483-8892
TWX 710-641-9554

NEW YORK (cont.)
"S-Squared"
3522 James Street
Syracuse 13206
Tel: (315) 483-8892
TWX 710-641-9554

NEW YORK (cont.)
"S-Squared"
3522 James Street
Syracuse 13206
Tel: (315) 483-8892
TWX 710-641-9554

NEW YORK (cont.)
"S-Squared"
3522 James Street
Syracuse 13206
Tel: (315) 483-8892
TWX 710-641-9554

NEW YORK (cont.)
"S-Squared"
3522 James Street
Syracuse 13206
Tel: (315) 483-8892
TWX 710-641-9554

NEW YORK (cont.)
"S-Squared"
3522 James Street
Syracuse 13206
Tel: (315) 483-8892
TWX 710-641-9554

NEW YORK (cont.)
"S-Squared"
3522 James Street
Syracuse 13206
Tel: (315) 483-8892
TWX 710-641-9554

NEW YORK (cont.)
"S-Squared"
3522 James Street
Syracuse 13206
Tel: (315) 483-8892
TWX 710-641-9554

NEW YORK (cont.)
"S-Squared"
3522 James Street
Syracuse 13206
Tel: (315) 483-8892
TWX 710-641-9554

NEW YORK (cont.)
"S-Squared"
3522 James Street
Syracuse 13206
Tel: (315) 483-8892
TWX 710-641-9554

NEW YORK (cont.)
"S-Squared"
3522 James Street
Syracuse 13206
Tel: (315) 483-8892
TWX 710-641-9554

NEW YORK (cont.)
"S-Squared"
3522 James Street
Syracuse 13206
Tel: (315) 483-8892
TWX 710-641-9554

NEW YORK (cont.)
"S-Squared"
3522 James Street
Syracuse 13206
Tel: (315) 483-8892
TWX 710-641-9554

NEW YORK (cont.)
"S-Squared"
3522 James Street
Syracuse 13206
Tel: (315) 483-8892
TWX 710-641-9554

NEW YORK (cont.)
"S-Squared"
3522 James Street
Syracuse 13206
Tel: (315) 483-8892
TWX 710-641-9554

NEW YORK (cont.)
"S-Squared"
3522 James Street
Syracuse 13206
Tel: (315) 483-8892
TWX 710-641-9554

TENNESSEE
Barnhill and Associates
208 Cheekwood Drive
Johnson City 37601
Tel: (615) 928-0184

TEXAS
Evans & McDowell Associates
13777 N. Central Expressway
Suite 405
Dallas 75231
Tel: (214) 238-7157
TWX: 910-897-4753

TEXAS
Evans & McDowell Associates
6810 Marwin Avenue, Suite 125
Houston 77036
Tel: (713) 783-2900
Intel Corp.
6350 L.B.J. Freeway
Suite 178
Dallas 75240
Tel: (214) 651-8829
TWX: 910-860-5487

VIRGINIA
Barnhill and Associates
P.O. Box 1104
Lynchburg 24505
Tel: (804) 646-4524

WASHINGTON
P.O. Chase Co.
P.O. Box 80063
Seattle 98108
Tel: (206) 762-4224
Tel: (206) 762-4286
Tel: (206) 762-4286

WASHINGTON
P.O. Chase Co.
P.O. Box 80063
Seattle 98108
Tel: (206) 762-4224
Tel: (206) 762-4286
Tel: (206) 762-4286

WASHINGTON
P.O. Chase Co.
P.O. Box 80063
Seattle 98108
Tel: (206) 762-4224
Tel: (206) 762-4286
Tel: (206) 762-4286

WASHINGTON
P.O. Chase Co.
P.O. Box 80063
Seattle 98108
Tel: (206) 762-4224
Tel: (206) 762-4286
Tel: (206) 762-4286

WASHINGTON
P.O. Chase Co.
P.O. Box 80063
Seattle 98108
Tel: (206) 762-4224
Tel: (206) 762-4286
Tel: (206) 762-4286

WASHINGTON
P.O. Chase Co.
P.O. Box 80063
Seattle 98108
Tel: (206) 762-4224
Tel: (206) 762-4286
Tel: (206) 762-4286

WASHINGTON
P.O. Chase Co.
P.O. Box 80063
Seattle 98108
Tel: (206) 762-4224
Tel: (206) 762-4286
Tel: (206) 762-4286

WASHINGTON
P.O. Chase Co.
P.O. Box 80063
Seattle 98108
Tel: (206) 762-4224
Tel: (206) 762-4286
Tel: (206) 762-4286

WASHINGTON
P.O. Chase Co.
P.O. Box 80063
Seattle 98108
Tel: (206) 762-4224
Tel: (206) 762-4286
Tel: (206) 762-4286

WASHINGTON
P.O. Chase Co.
P.O. Box 80063
Seattle 98108
Tel: (206) 762-4224
Tel: (206) 762-4286
Tel: (206) 762-4286

WASHINGTON
P.O. Chase Co.
P.O. Box 80063
Seattle 98108
Tel: (206) 762-4224
Tel: (206) 762-4286
Tel: (206) 762-4286

WASHINGTON
P.O. Chase Co.
P.O. Box 80063
Seattle 98108
Tel: (206) 762-4224
Tel: (206) 762-4286
Tel: (206) 762-4286

WASHINGTON
P.O. Chase Co.
P.O. Box 80063
Seattle 98108
Tel: (206) 762-4224
Tel: (206) 762-4286
Tel: (206) 762-4286

WASHINGTON
P.O. Chase Co.
P.O. Box 80063
Seattle 98108
Tel: (206) 762-4224
Tel: (206) 762-4286
Tel: (206) 762-4286

WASHINGTON
P.O. Chase Co.
P.O. Box 80063
Seattle 98108
Tel: (206) 762-4224
Tel: (206) 762-4286
Tel: (206) 762-4286

WASHINGTON
P.O. Chase Co.
P.O. Box 80063
Seattle 98108
Tel: (206) 762-4224
Tel: (206) 762-4286
Tel: (206) 762-4286

WASHINGTON
P.O. Chase Co.
P.O. Box 80063
Seattle 98108
Tel: (206) 762-4224
Tel: (206) 762-4286
Tel: (206) 762-4286

Field Office Location



3065 Bowers Avenue
Santa Clara, California 95061
Tel: (408) 246-7501
TWX: 910-338-0028
TELEX: 34-6372

U.S. AND CANADIAN DISTRIBUTORS

ALABAMA

Hamilton/Avnet Electronics
805 Oser Drive NW
Huntsville 35895
Tel: (205) 533-1170

ARIZONA

Cramer/Arizona
2643 East University Drive
Phoenix 85034
Tel: (602) 253-1112
Hamilton/Avnet Electronics
2615 South 21st Street
Phoenix 85034
Tel: (602) 275-7851
Liberty/Arizona
3130 N. 27th Avenue
Phoenix 85107
Tel: (602) 257-1272
TELEX: 910-961-4282

CALIFORNIA

Hamilton/Avnet Electronics
575 E. Middlefield Road
Mountain View 94040
Tel: (415) 961-7000
Hamilton/Avnet Electronics
8917 Complex Drive
San Diego 92123
Tel: (714) 275-2423
Hamilton Electro Sales
10912 W. Washington Boulevard
Culver City 90230
Tel: (213) 558-2121
Cramer/San Francisco
720 Palomar Avenue
San Jose 95068
Tel: (408) 739-3011
Cramer/Los Angeles
1720 Daimler Street
Irvine 92705
Tel: (714) 979-3000
Cramer/San Diego
8975 Complex Drive
San Diego 92123
Tel: (714) 565-1881
Liberty Electronics
124 Maryland Street
El Segundo 90245
Tel: (213) 322-9100
Tel: (714) 538-7601
TWX: 910-346-7140
Liberty/San Diego
8248 Mercury Court
San Diego 92111
Tel: (714) 586-9171
TELEX: 910-355-1590
Elmer Electronics
2282 Charleston Road
Mountain View 94040
Tel: (415) 961-3611
TELEX: 910-379-6437

COLORADO

Cramer/Denver
5465 E. Evans Pl at Hudson
Denver 80222
Tel: (303) 758-2100
Elmer/Denver
6777 E. 50th Avenue
Commerce City 80022
Tel: (303) 287-9611
TWX: 810-936-0770
Hamilton/Avnet Electronics
5921 N. Broadway
Denver 80215
Tel: (303) 534-1212

CONNECTICUT

Cramer/Connecticut
35 Dodge Avenue
North Haven 06473
Tel: (203) 235-5845
Components Plus
361 W. State
Westport 08880
Tel: (203) 228-4731
Hamilton/Avnet Electronics
643 Danbury Road
Georgetown 08828
Tel: (203) 762-0361

FLORIDA

Cramer/E.W. Hollywood
4035 N. 29th Avenue
Hollywood 33020
Tel: (305) 923-8161
Hamilton/Avnet Electronics
4020 N. 29th Ave
Hollywood 33021
Tel: (305) 925-5401
Cramer/E.W. Orlando
345 N. Graham Ave.
Orlando 32814
Tel: (305) 894-1511

GEORGIA

Cramer/E.W. Atlanta
3923 Decolli Industrial Center
Atlanta 30340
Tel: (404) 448-9050
Hamilton/Avnet Electronics
8700 185. Access Road, Suite 2B
Norcross 30071
Tel: (404) 448-0800
ILLINOIS
-Cramer/Chicago
1911 So. Busse Rd.
Mt Prospect 60056
Tel: (312) 593-8230
Hamilton/Avnet Electronics
3901 No. 29th Ave.
Schiller Park 60176
Tel: (312) 678-6310

INDIANA

Pioneer/Indiana
6408 Castyloace Drive
Indianapolis 46250
Tel: (317) 547-7777
Sheridan Sales Co.
3700 Purdue Road
Indianapolis 46256
Tel: (317) 297-3145

KANSAS

Hamilton/Avnet Electronics
37 Lenexa Industrial Center
9600 Plumum Road
Lenexa 66215
Tel: (813) 888-8900

MARYLAND

Cramer/E.W. Baltimore
7235 Standard Drive
Hanover 21076
Tel: (301) 796-5790
Cramer/E.W. Washington
16021 Industrial Drive
Gaithersburg 20878
Tel: (301) 948-0110
Hamilton/Avnet Electronics
7235 Standard Drive
Hanover 21076
Tel: (301) 796-5000
MASSACHUSETTS
Cramer Electronics Inc
85 Wells Avenue
Newton 02159
Tel: (617) 968-7700
Hamilton/Avnet Electronics
100 E. Commerce Way
Woburn 01801
Tel: (617) 273-2120

MICHIGAN

Sheridan Sales Co.
24543 Indoplex Drive
Farmington Hills 48324
Tel: (313) 477-3800
Pioneer/Michigan
13465 Stamford
Livonia 48150
Tel: (313) 729-8500
Hamilton/Avnet Electronics
12670 Farmington Road
Livonia 48150
Tel: (313) 322-4700
TWX: 810-242-8775

MINNESOTA

Industrial Components
3280 West 74th Street
Minneapolis 55435
Tel: (612) 831-2666
Cramer/Bonn
7275 Buen Lake Road
Edina 55435
Tel: (612) 835-7811
Hamilton/Avnet Electronics
7693 Washington Avenue So.
Edina 55435
Tel: (612) 941-3801

MISSOURI

Hamilton/Avnet Electronics
334 Cherry Hill Industrial Center
Hazelwood 63042
Tel: (314) 731-1144

NEW JERSEY

Cramer/Pennsylvania Inc
2 Springdale Road
Cherry Hill Industrial Center
Cherry Hill 08003
Tel: (609) 474-5993
TWX: 710-896-0908
Components Plus
310 Railroad Avenue
Hackensack 07601
Tel: (201) 487-0565

NEW JERSEY (cont.)

Hamilton/Avnet Electronics
218 Little Falls Road
Cedar Grove 07009
Tel: (201) 239-0800
TWX: 710-994-5787
Cramer/New Jersey
No 1 Barrett Avenue
Moorestown 07074
Tel: (201) 835-8600
Hamilton/Avnet Electronics
113 Galiter Drive
East Gate Industrial Park
Mt Laurel 08057
Tel: (609) 234-2133
TWX: 710-897-1405

NEW MEXICO

Hamilton/Avnet Electronics
2450 Baylor Drive, S.E.
Albuquerque 87119
Tel: (505) 785-1500
Cramer/New Mexico
137 Vermont, N.E.
Albuquerque 87109
Tel: (505) 265-3707

NEW YORK

Cramer/Rochester
3000 Winton Road South
Rochester 14823
Tel: (716) 275-0300
Components Plus
40 Ober Avenue
Hauppauge 11787
Tel: (516) 231-8200
Hamilton/Avnet Electronics
187 Clay Road
Rochester 14623
Tel: (716) 442-7820
Cramer/Syracuse
6718 Joy Road
East Syracuse 13057
Tel: (315) 437-9671
Hamilton/Avnet Electronics
6500 Joy Road
E. Syracuse 13057
Tel: (315) 437-2642
Cramer/Long Island
25 Oser Avenue
Hauppauge, L.I. 11787
Tel: (516) 231-5600
TWX: 510-227-9983
Hamilton/Avnet Electronics
70 State Street
Westbury, L.I. 11590
Tel: (516) 335-5800
TWX: 510-222-8237

NORTH CAROLINA

Cramer Electronics
938 Bursa Street
Winston-Salem 27102
Tel: (919) 725-8711

OHIO

Hamilton/Avnet Electronics
118 Waspark Road
Dayton 45459
Tel: (513) 433-0610
TWX: 810-450-2531
Pioneer/Denver
1900 Troy Street
Dayton 45404
Tel: (513) 238-9900
Sheridan Sales Co.
10 Knickerbock Drive
Cincinnati 45222
Tel: (513) 761-5432
TWX: 810-461-2670
Pioneer/Cleveland
4800 E. 131st Street
Cleveland 44105
Tel: (216) 587-9500
Hamilton/Avnet Electronics
761 Beta Drive
Cleveland 44143
Tel: (216) 481-1400
Sheridan Sales Co.
23224 Commerce Park Road
Beachwood 44122
Tel: (216) 831-0130
Sheridan Sales Co.
Shiloh Building, Suite 750
5245 North Main Street
Dayton 45405
Tel: (513) 277-8911

OKLAHOMA

Components Specialties, Inc
7920 E. 40th Street
Tulsa 74145
Tel: (918) 864-2820

OREGON

Cramer/Strom Electronics
4475 S.W. Scholls Ferry Rd
Portland 97225
Tel: (503) 292-3534

PENNSYLVANIA

Sheridan Sales Co.
1717 Penn Avenue, Suite 3009
Pittsburgh 15221
Tel: (412) 244-1640
Pioneer/Pittsburgh
550 Alpha Drive
Pittsburgh 15238
Tel: (412) 782-2300

TEXAS

Cramer Electronics
12740 Midway Road
Dallas 75240
Tel: (214) 661-9300
Hamilton/Avnet Electronics
4445 Sigma Road
Dallas 75240
Tel: (214) 661-8661
Hamilton/Avnet Electronics
1218 W. Clay
Houston 77019
Tel: (713) 526-4661
Component Specialties, Inc
10907 Shady Trail, Suite 101
Dallas 75220
Tel: (214) 357-4576
Component Specialties, Inc.
7315 Anson Street
Houston 77036
Tel: (713) 771-7237

UTAH

Cramer/Utah
391 W. 2500 South
Salt Lake City 84115
Tel: (801) 487-4131
Hamilton/Avnet Electronics
647 W. Billings Road
Salt Lake City 84119
Tel: (801) 252-8451

WASHINGTON

Hamilton/Avnet Electronics
3407 Normrup Way
Bellevue 98005
Tel: (206) 746-8780
Kamac/Strom Electronics
5811 Sixth Ave., South
Seattle 98108
Tel: (206) 763-2300
Cramer/Seattle
1059 Anderson Park East
Tukwa 98188
Tel: (206) 578-0907

CANADA

ALBERTA

A. Varah Ltd.
4742 4th Street N.E.
Calgary T2E 9L7
Tel: (403) 276-8518
Telex: 13 825 89 77

BRITISH COLUMBIA

A. Varah Ltd.
2077 Alberta Street
Vancouver V5C 1C4
Tel: (604) 873-3211
TWX: 610-929-1068
Telex: 04 53167

ONTARIO

Cramer/Canada
930 Alness Avenue, Unit No 9
Downsview
Toronto M3J 2M7
Tel: (416) 661-9222
TWX: 610-492-8210
Hamilton/Avnet Electronics
6231-16 Dorman Road
14555 Sheppard Ave. E. Unit 2
Tel: (416) 637-7432
TWX: 610-492-8867
Hamilton/Avnet Electronics
1735 Courtwood Crescent
Ottawa K2C 2B4
Tel: (613) 226-1700
TWX: 610-562-1908

QUEBEC

Hamilton/Avnet Electronics
2570 Parois
51 LaSalle HAS 1G2
Tel: (514) 331-6443
TWX: 510-421-3731

MANITOBA

A. Varah Ltd.
53 Campbell Drive
Winnipeg R2Y 1V4
Tel: (204) 889-9607

MDS Centers

INSTRUCTION SET

Summary of Processor Instructions

Mnemonic	Description	Instruction Code ¹								Clock ² Cycles
		D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	
MOV R, R	Move register to register	0	1	0	0	0	0	0	0	5
MOV R, r	Move register to memory	0	1	0	1	0	0	0	0	5
MOV R, M	Move memory to register	0	1	0	1	0	1	0	0	5
HLT	Halts	0	1	1	1	1	1	1	1	1
MOV R, #	Move immediate register	0	0	1	0	0	0	1	0	7
MOV R, M	Move immediate memory	0	0	1	0	0	1	0	1	7
INCR R	Increment register	0	0	0	0	0	0	0	0	5
DECR R	Decrement register	0	0	0	0	0	0	1	0	5
INCR M	Increment memory	0	0	0	1	0	0	0	0	7
DECR M	Decrement memory	0	0	0	1	0	1	0	0	7
ADD R, A	Add register to A	1	0	0	0	0	0	0	0	5
ADC R	Add register to A with carry	1	0	0	0	0	1	0	0	5
SUB R, A	Subtract register from A	1	0	0	1	0	0	0	0	5
SBB R	Subtract register from A with borrow	1	0	0	1	0	1	0	0	5
ANA R	And register with A	1	0	1	0	0	0	0	0	5
XRA R	Exclusive Or register with A	1	0	1	0	1	0	0	0	5
ORA R	Or register with A	1	0	1	0	1	0	1	0	5
CMP R	Compare register with A	1	0	1	1	0	0	0	0	5
ADD M	Add memory to A	1	0	1	0	0	1	0	0	7
ADC M	Add memory to A with carry	1	0	1	0	0	1	1	0	7
SUB M	Subtract memory from A	1	0	1	1	0	0	1	0	7
SBB M	Subtract memory from A with borrow	1	0	1	1	0	1	0	0	7
ANA M	And memory with A	1	0	1	1	0	0	0	0	7
XRA M	Exclusive Or memory with A	1	0	1	1	0	1	0	0	7
ORA M	Or memory with A	1	0	1	1	0	1	1	0	7
CMP M	Compare memory with A	1	0	1	1	1	0	0	0	7
ADI	Add immediate to A	1	1	1	0	0	1	1	0	5
ACI	Add immediate to A with carry	1	1	1	0	0	1	1	1	5
SJI	Subtract immediate from A	1	1	1	1	0	1	1	0	5
SI	Subtract immediate from A with borrow	1	1	1	1	0	1	1	1	5
ANI	And immediate with A	1	1	1	0	0	1	1	0	5
XRI	Exclusive Or immediate with A	1	1	1	0	1	0	1	0	5
ORI	Or immediate with A	1	1	1	1	0	1	0	0	5
CP	Compare immediate with A	1	1	1	1	1	0	0	0	5
RLC	Rotate A left	0	0	0	0	0	0	0	0	5
RRC	Rotate A right	0	0	0	0	0	0	1	0	5
RAL	Rotate A left through carry	0	0	0	0	0	1	0	0	5
RAR	Rotate A right through carry	0	0	0	0	0	1	1	0	5
JMP	Jump unconditional	1	1	1	0	0	0	0	0	10
JC	Jump on carry	1	1	1	1	0	0	0	0	10
JNC	Jump on no carry	1	1	1	1	0	1	0	0	10
JZ	Jump on zero	1	1	1	0	1	0	0	0	10
JNZ	Jump on no zero	1	1	1	0	1	1	0	0	10
JP	Jump on positive	1	1	1	0	0	1	0	0	10
JM	Jump on minus	1	1	1	0	0	1	1	0	10
JPE	Jump on parity even	1	1	1	0	1	0	1	0	10
JPO	Jump on parity odd	1	1	1	0	1	0	0	1	10
CALL	Call unconditional	1	1	1	0	1	0	1	0	17
CC	Call on carry	1	1	1	1	1	0	0	0	17
CNC	Call on no carry	1	1	1	1	1	0	1	0	17
CZ	Call on zero	1	1	1	0	1	1	0	0	17
CNZ	Call on no zero	1	1	1	0	1	1	1	0	17
CP	Call on positive	1	1	1	0	0	1	0	0	17
CM	Call on minus	1	1	1	0	0	1	1	0	17
CPE	Call on parity even	1	1	1	0	1	1	0	0	17
CPO	Call on parity odd	1	1	1	0	1	0	1	0	17
RET	Return	1	1	1	0	0	1	0	0	10
RC	Return on carry	1	1	1	1	0	0	0	0	11
RNC	Return on no carry	1	1	1	1	0	0	0	0	11

Mnemonic	Description	Instruction Code ¹								Clock ² Cycles
		D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	
RZ	Return on zero	1	1	0	0	1	0	0	0	5/11
RNZ	Return on no zero	1	1	0	0	0	0	0	0	5/11
RP	Return on positive	1	1	1	1	0	0	0	0	5/11
RM	Return on minus	1	1	1	1	1	0	0	0	5/11
RPE	Return on parity even	1	1	1	0	1	0	0	0	5/11
RPO	Return on parity odd	1	1	1	0	0	0	0	0	5/11
RST	Restart	1	1	A	A	A	1	1	1	11
IN	Input	1	1	0	1	1	0	1	1	10
OUT	Output	1	1	0	1	0	0	1	1	10
LXI B	Load immediate register Pair B & C	0	0	0	0	0	0	0	1	10
LXI D	Load immediate register Pair D & E	0	0	0	1	0	0	0	1	10
LXI H	Load immediate register Pair H & L	0	0	1	0	0	0	0	1	10
LXI SP	Load immediate stack pointer	0	0	1	1	0	0	0	1	10
PUSH B	Push register Pair B & C on stack	1	1	0	0	0	0	1	0	11
PUSH D	Push register Pair D & E on stack	1	1	0	1	0	1	0	1	11
PUSH H	Push register Pair H & L on stack	1	1	1	0	0	1	0	1	11
PUSH PSW	Push A and Flags on stack	1	1	1	1	0	1	0	1	11
POP B	Pop register pair B & C off stack	1	1	0	0	0	0	0	1	10
POP D	Pop register pair D & E off stack	1	1	0	1	0	0	0	1	10
POP H	Pop register pair H & L off stack	1	1	1	0	0	0	0	1	10
POP PSW	Pop A and Flags off stack	1	1	1	1	0	0	0	1	10
STA	Store A direct	0	0	1	1	0	0	1	0	13
LDA	Load A direct	0	0	1	1	0	1	0	0	13
XCHG	Exchange D & E, H & L Registers	1	1	1	0	1	0	1	1	4
XTHL	Exchange top of stack, H & L	1	1	1	0	0	0	1	1	18
SPHL	H & L to stack pointer	1	1	1	1	0	0	0	1	5
PGHL	H & L to program counter	1	1	1	0	0	0	0	1	5
DAD B	Add B & C to H & L	0	0	0	0	1	0	0	1	10
DAD D	Add D & E to H & L	0	0	0	1	0	0	0	1	10
DAD H	Add H & L to H & L	0	0	1	0	0	0	0	1	10
DAD SP	Add stack pointer to H & L	0	0	1	1	0	0	0	1	10
STAX B	Store A indirect	0	0	0	0	0	0	1	0	7
STAX D	Store A indirect	0	0	0	1	0	0	1	0	7
LDAX B	Load A indirect	0	0	0	0	1	0	1	0	7
LDAX D	Load A indirect	0	0	0	1	1	0	1	0	7
INX B	Increment B & C registers	0	0	0	0	0	0	1	1	5
INX D	Increment D & E registers	0	0	0	1	0	0	1	1	5
INX H	Increment H & L registers	0	0	1	0	0	0	1	1	5
INX SP	Increment stack pointer	0	0	1	1	0	0	1	1	5
DCX B	Decrement B & C	0	0	0	0	1	0	1	1	5
DCX D	Decrement D & E	0	0	0	1	1	0	1	1	5
DCX H	Decrement H & L	0	0	1	0	1	0	1	1	5
DCX SP	Decrement stack pointer	0	0	1	1	1	0	1	1	5
CMA	Complement A	0	0	1	0	1	1	1	1	4
STC	Set carry	0	0	1	1	0	1	1	1	4
CMC	Complement carry	0	0	1	1	1	1	1	1	4
GAA	Decrpt adjust A	0	0	1	0	0	1	1	1	4
SHLD	Store H & L direct	0	0	1	0	0	0	1	0	16
LHLD	Load H & L direct	0	0	1	0	1	0	1	0	16
EI	Enable Interrupts	1	1	1	1	1	0	1	1	4
DI	Disable interrupt	1	1	1	1	0	0	1	1	4
NDP	No-operation	0	0	0	0	0	0	0	0	4

NOTES: 1. DDD or SSS = 000 B – 001 C – 010 D – 011 E – 100 H – 101 L – 110 Memory – 111 A.
 2. Two possible cycle times, {5;11} indicate instruction cycles dependent on condition flags.

INSTRUCTION SET

Summary of Processor Instructions By Alphabetical Order

Mnemonic	Description	Instruction Code(1)								Clock(2) Cycles
		D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	
ACI	Add immediate to A with carry	1	1	0	0	1	1	1	0	7
ADC M	Add memory to A with carry	1	0	0	0	1	1	1	0	7
ADC r	Add register to A with carry	1	0	0	0	1	1	1	0	7
ADD M	Add memory to A	1	0	0	0	0	1	0	1	7
ADD r	Add register to A	1	0	0	0	0	1	0	1	7
ADI	Add immediate to A	1	1	0	0	0	1	1	0	7
ANA M	And memory with A	1	0	1	0	0	1	1	0	7
ANA r	And register with A	1	0	1	0	0	1	1	0	7
ANI	And immediate with A	1	1	1	0	0	1	1	0	7
CALL	Call unconditional	1	1	0	0	1	1	1	0	7
CC	Call on carry	1	1	0	1	1	1	0	0	11/7
CM	Call on minus	1	1	1	1	1	1	0	0	11/7
CMA	Complement A	0	0	1	0	1	1	1	1	4
CMC	Complement carry	0	0	1	1	1	1	1	1	4
CMP M	Compare memory with A	1	0	1	1	1	1	1	0	7
CMP r	Compare register with A	1	0	1	1	1	1	1	0	7
CNC	Call on no carry	1	1	0	1	1	1	0	0	11/7
CNZ	Call on no zero	1	1	0	0	1	1	0	0	11/7
CP	Call on positive	1	1	1	0	1	1	0	0	11/7
CPE	Call on parity even	1	1	1	0	1	1	0	0	11/7
CPI	Compare immediate with A	1	1	1	0	1	1	0	0	11/7
CPO	Call on parity odd	1	1	1	1	1	1	0	0	11/7
CZ	Call on zero	1	1	0	0	1	1	0	0	11/7
DAA	Decimal adjust A	0	0	1	0	0	1	1	1	4
DAD B	Add B & C to H & L	0	0	0	0	1	0	0	1	10
DAD D	Add D & E to H & L	0	0	0	1	0	0	1	1	10
DAD H	Add H & L to H & L	0	0	1	0	1	0	0	1	10
DAD SP	Add stack pointer to H & L	0	0	1	1	0	0	0	1	10
DCR M	Decrement memory	0	0	1	1	0	0	1	0	10
DCR r	Decrement register	0	0	1	1	0	0	1	0	10
DCX B	Decrement B & C	0	0	0	0	1	0	1	0	5
DCX D	Decrement D & E	0	0	0	1	0	1	0	1	5
DCX H	Decrement H & L	0	0	0	1	0	1	0	1	5
DCX SP	Decrement stack pointer	0	0	1	0	1	0	1	0	5
DI	Disable Interrupt	1	1	1	1	0	0	1	1	5
EI	Enable Interrupts	1	1	1	1	0	0	1	1	4
HLT	Halt	1	1	1	1	0	1	0	1	4
IN	Input	0	1	1	1	0	1	0	1	7
INR M	Increment memory	0	0	1	1	0	0	1	0	10
INR r	Increment register	0	0	1	1	0	0	1	0	10
INX B	Increment B & C registers	0	0	0	0	1	0	0	1	5
INX D	Increment D & E registers	0	0	0	1	0	0	1	1	5
INX H	Increment H & L registers	0	0	1	0	0	0	1	1	5
INX SP	Increment stack pointer	0	0	1	1	0	0	1	1	5
JC	Jump on carry	1	1	0	1	1	0	1	0	10
JM	Jump on minus	1	1	1	1	1	0	1	0	10
JNC	Jump on no carry	1	1	0	1	1	0	1	0	10
JNZ	Jump on no zero	1	1	0	0	1	1	0	1	10
JP	Jump on positive	1	1	1	0	0	1	0	1	10
JPE	Jump on parity even	1	1	1	0	1	0	0	1	10
JPO	Jump on parity odd	1	1	1	0	0	1	0	0	10
JZ	Jump on zero	1	1	0	0	1	1	0	0	10
LDA B	Load A direct	0	0	1	1	0	1	0	1	13
LDA D	Load A indirect	0	0	0	1	0	1	0	1	7
LDA H	Load A indirect	0	0	0	1	1	1	0	1	7
LDA L	Load H & L direct	0	0	1	0	1	0	1	0	16
LXI B	Load immediate register Pair B & C	0	0	0	0	0	0	1	0	10
LXI D	Load immediate register Pair D & E	0	0	1	0	0	0	1	0	10
LXI H	Load immediate register Pair H & L	0	0	1	0	0	0	1	0	16
LXI SP	Load immediate stack pointer	0	0	1	1	0	0	1	0	10

Mnemonic	Description	Instruction Code(1)								Clock(2) Cycles
		D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	
MVI M	Move immediate memory	0	0	1	1	0	1	1	0	10
MVI r	Move immediate register	0	0	0	0	0	1	1	0	7
MOV M, r	Move register to memory	0	1	1	1	0	0	0	0	7
MOV r, M	Move memory to register	0	1	0	0	0	1	1	0	7
MOV r1, r2	Move register to register	0	1	0	0	0	0	1	0	7
NOP	No-operation	0	0	0	0	0	0	0	0	5
ORA M	Or memory with A	1	0	1	1	0	1	1	0	7
ORA r	Or register with A	1	0	1	1	0	1	1	0	7
ORI	Or immediate with A	1	1	1	1	0	1	1	0	7
OUT	Output	1	1	0	1	0	0	1	0	7
PCHL	H & L to program counter	1	1	1	0	1	0	0	1	10
POP B	Pop register pair B & C off stack	1	1	0	0	0	0	0	1	5
POP D	Pop register pair D & E off stack	1	1	0	1	0	0	0	1	10
POP H	Pop register pair H & L off stack	1	1	1	0	0	0	0	1	10
POP PSW	Pop A and Flags off stack	1	1	1	1	0	0	0	1	10
PUSH B	Push register Pair B & C on stack	1	1	0	0	0	1	0	1	11
PUSH D	Push register Pair D & E on stack	1	1	0	1	0	1	0	1	11
PUSH H	Push register Pair H & L on stack	1	1	1	0	0	1	0	1	11
PUSH PSW	Push A and Flags on stack	1	1	1	1	0	1	0	1	11
RAL	Rotate A left through carry	0	0	0	1	0	1	1	1	4
RAR	Rotate A right through carry	0	0	0	1	1	1	1	1	4
RC	Return on carry	1	1	0	1	1	0	0	0	5/11
RET	Return	1	1	0	0	1	0	0	1	10
RLC	Rotate A left	0	0	0	0	0	1	1	1	4
RM	Return on minus	1	1	1	0	0	1	1	1	4
RNC	Return on no carry	1	1	1	1	0	0	0	0	5/11
RNZ	Return on no zero	1	1	0	1	0	0	0	0	5/11
RP	Return on positive	1	1	0	0	0	0	0	0	5/11
RPE	Return on parity even	1	1	1	1	0	0	0	0	5/11
RPO	Return on parity odd	1	1	1	0	1	0	0	0	5/11
RRC	Rotate A right	1	1	0	0	0	0	0	0	5/11
RST	Restart	0	0	0	0	1	1	1	1	4
RZ	Return on zero	1	1	1	1	0	1	1	1	17
SBB M	Subtract memory from A with borrow	1	1	0	0	1	0	0	0	5/11
SBB r	Subtract register from A with borrow	1	1	0	0	1	1	0	0	5/11
SBI	Subtract immediate from A with borrow	1	1	0	1	1	1	1	0	7
SHLD	Store H & L direct	0	0	1	0	0	0	1	0	15
SHL	H & L to stack pointer	1	1	1	1	1	0	0	1	5
STA	Store A direct	0	0	1	1	0	0	1	0	13
STAX B	Store A indirect	0	0	0	0	0	0	1	0	7
STAX D	Store A indirect	0	0	0	1	0	0	1	0	7
STC	Set carry	0	0	1	1	0	1	1	1	4
SUB M	Subtract memory from A	1	0	0	1	0	1	1	0	7
SUB r	Subtract register from A	1	0	0	1	0	1	1	0	7
SUI	Subtract immediate from A	1	1	0	1	0	1	1	0	7
XCHG	Exchange D & E, H & L Registers	1	1	1	0	1	0	1	1	4
XRA M	Exclusive Or memory with A	1	0	1	0	1	1	1	0	7
XRA r	Exclusive Or register with A	1	0	1	0	1	1	1	0	7
XRI	Exclusive Or immediate with A	1	1	1	0	1	1	1	0	7
XTHL	Exchange top of stack, H & L	1	1	1	0	0	0	1	1	18

- NOTES: 1. DDD or SSS - 000 B - 001 C - 010 D - 011E - 100H - 101L - 110 Memory - 111 A.
2. Two possible cycle times, (5/11) indicate instruction cycles dependent on condition flags.