

<b>OHIO SCIENTIFIC</b> CPU AND DSK. MODEL 505 product name/number		status	sheet 1 of 4
		revision	page
date	20 AUG 1979	revision	A

NOTE - ALL OTHERS HAVE PMS 145 ENCLOSED

ADD FOR 8" FLOPPY

ADD FOR 5 1/4" FLOPPY

ADD FOR 5 1/4" FLOPPY

2

3

4

2


3

4

2

3

4




product name/number  
 ROM + DECODER + MODEL 505  
 DSI I/O

status sheet 2 of 4

OHIO SCIENTIFIC

date 20 AUG 1979  
 revision B  
 page 2

status sheet 2 of 4




# OHIO SCIENTIFIC

product name/number  
FLOPPY + NYC MODEL 505

date 20 JUL 1979

revision	B
page	2
status	sheet 3 of 4

(CONT) \* FOR 8" FLOPPY DRIVE TIME BY \*



# OHIO SCIENTIFIC

Product name/number  
 MODEL 505  
 FRONT PANEL UNIT

date	revision	page	status	sheet	of
20 AUG 1979	B	2		4	4


Product name/number  
 MODEL 505  
 FRONT PANEL UNIT

date	revision	page	status	sheet	of
20 AUG 1979	B	2		4	4

Signal Names Used on 505 Board


<u>Signal Name</u>	<u>Description</u>
A0-A15	Address lines 0 through 15
A4	Inverted address bit 4 from BUS (low true)
#BAUD	All baud rates shown will be the actual values output from the ACIA in the + 16 mode (actual signal (HZ) = 16 X #BAUD shown.) (ex. 1200 baud line = 19.2 KHz)
BD0-BD7	Buffered data lines 0 through 7 on the BUS.
BRG	Baud rate input to ACIA (ULD)
CLKIN	Input for CPU clock circuit. The CPU (6502) will run at 1/2 or 1/4 of the frequency connected to "CLKIN" dependent on state of WAIT signal.
CLR	Clear real time clock divider (Address = C020) (low true)
CNT	Input signal for real time clock
CSFL	Chip select to floppy interface (Address = C0XX)
CSP	Chip select (Address F7XX) for user PIA (low true)
CSS	Chip select (Address FCXX) for printer (low true)
DD	Data direction
DD	Not data direction. To be used only when the 505 board is being used only as an I/O board
D0-D7	Data lines 0 through 7
I02VMA	Buffered internal 02VMA signal
IRQ	Interrupt request (low true)
IRW	Buffered internal Read/Write signal
#MHZ	Actual frequency of the signal
NMI	Non-maskable interrupt (low true)
02VMA	02
RES	Reset for CPU and PIA's (low true)
R/W	Read/Write signal on the BUS
TXCLK	Transmit clock for floppy interface
UCA2	CA2 pin on user PIA, U3F, (6820) (Address - F700). This signal is used to force WAIT state in "GT" machines. Low enables "GT" speed.
V-	Negative DC voltage from DC to DC converter
V+	Positive DC voltage from DC to DC converter
WAIT	Wait for BUS line. A low signal enables slow speed.
125KHZ	125 KHZ from real time clock divider. Used for mini-floppy.






MODEL 585 REV B

- 225 ~ 1100Ω ±10%
- 226 ~ 1100Ω ±10%
- 227 ~ 1100Ω ±10%
- 228 ~ 1100Ω ±10%
- 229 ~ 1100Ω ±10%
- 230 ~ 1100Ω ±10%
- 231 ~ 1100Ω ±10%
- 232 ~ 1100Ω ±10%
- 233 ~ 1100Ω ±10%
- 234 ~ 1100Ω ±10%
- 235 ~ 1100Ω ±10%
- 236 ~ 1100Ω ±10%
- 237 ~ 1100Ω ±10%
- 238 ~ 1100Ω ±10%
- 239 ~ 1100Ω ±10%
- 240 ~ 1100Ω ±10%
- 241 ~ 1100Ω ±10%
- 242 ~ 1100Ω ±10%
- 243 ~ 1100Ω ±10%
- 244 ~ 1100Ω ±10%
- 245 ~ 1100Ω ±10%
- 246 ~ 1100Ω ±10%
- 247 ~ 1100Ω ±10%
- 248 ~ 1100Ω ±10%
- 249 ~ 1100Ω ±10%
- 250 ~ 1100Ω ±10%



FRONT VIEW OF SOS REV B BOARD



REAR VIEW OF SOS REV B BOARD