

INTRODUCTORY EXPERIMENTS IN DIGITAL  
ELECTRONICS, 8080A MICROCOMPUTER PROGRAMMING,  
AND 8080A MICROCOMPUTER INTERFACING

## TABLE OF CONTENTS

## PREFACE

## UNIT NUMBER 1, DIGITAL CODES

Introduction . . . . .	1-1
Objectives . . . . .	1-1
Languages, Communications, and Information . . . . .	1-2
Binary Coding . . . . .	1-2
Bit . . . . .	1-3
Digital Codes . . . . .	1-3
Binary Code . . . . .	1-4
Octal Code . . . . .	1-5
Review . . . . .	1-8
Answers . . . . .	1-10

## UNIT NUMBER 2, AN INTRODUCTION TO MICROCOMPUTER PROGRAMMING

Introduction . . . . .	2-1
Objectives . . . . .	2-1
What is a Computer? . . . . .	2-2
What is a Microcomputer? . . . . .	2-2
What is a Computer Program? . . . . .	2-2
Instructions . . . . .	2-3
Mnemonics . . . . .	2-4
Machine Language . . . . .	2-4
A Simple Program . . . . .	2-5
Byte . . . . .	2-6
Word . . . . .	2-6
Memory . . . . .	2-6
Memory Address . . . . .	2-7
Range of Memory Locations . . . . .	2-8
HI and LO Memory Addresses . . . . .	2-8
Review . . . . .	2-10
Answers . . . . .	2-12

## UNIT NUMBER 3, SOME 8080 MICROCOMPUTER INSTRUCTIONS

Introduction . . . . .	3-1
Objectives . . . . .	3-1
What is an Operation? . . . . .	3-2
Multi-Byte Instructions . . . . .	3-2
Types of Memory Bytes . . . . .	3-4
Operation Code . . . . .	3-5
Data Byte . . . . .	3-5
Device Code . . . . .	3-5
HI and LO Address Bytes . . . . .	3-5
Some 8080A Instructions . . . . .	3-6
Instruction Byte Nomenclature . . . . .	3-6
Accumulator . . . . .	3-7
No Operation: NOP . . . . .	3-7
Halt: HLT . . . . .	3-7
Increment Accumulator: INR A . . . . .	3-8
Move Immediate to Accumulator: MVI A . . . . .	3-8
Output Data from Accumulator to Output Device: OUT . . . . .	3-9
Unconditional Jump: JMP . . . . .	3-9

Store Accumulator Direct: STA . . . . .	3-10
Review . . . . .	3-11
Answers . . . . .	3-12

#### UNIT NUMBER 4, THE MMD-1 MICROCOMPUTER

Introduction . . . . .	4-1
Objectives . . . . .	4-1
The Basic Microcomputer . . . . .	4-2
Purpose . . . . .	4-2
How the MMD-1 Microcomputer is Used . . . . .	4-2
Description . . . . .	4-3
Rules for Setting up Experiments . . . . .	4-11
Experiment Instructions Format . . . . .	4-11
Purpose . . . . .	4-11
Pin Configurations of Integrated Circuit Chips . . . . .	4-12
Schematic Diagram of Circuit . . . . .	4-12
Program . . . . .	4-12
Steps . . . . .	4-12
Questions . . . . .	4-12
A Word of Caution . . . . .	4-13
Introduction to the Experiments . . . . .	4-14
Experiment No. 1 . . . . .	4-15
Experiment No. 2 . . . . .	4-17
Experiment No. 3 . . . . .	4-18
Experiment No. 4 . . . . .	4-20
Experiment No. 5 . . . . .	4-22
Experiment No. 6 . . . . .	4-24
Review . . . . .	4-26
Answers . . . . .	4-28

#### UNIT NUMBER 5, SOME SIMPLE 8080 MICROCOMPUTER PROGRAMS

Introduction . . . . .	5-1
Objectives . . . . .	5-1
What is a Computer Program? . . . . .	5-2
Review of Several 8080A Instructions . . . . .	5-2
How are Programs Listed? . . . . .	5-2
Choice of Program Starting Address . . . . .	5-3
First Program . . . . .	5-4
Second Program . . . . .	5-4
Variations of Second Program . . . . .	5-5
Third Program . . . . .	5-5
Fourth Program . . . . .	5-6
Fifth Program . . . . .	5-6
Sixth Program . . . . .	5-7
Introduction to the Experiments . . . . .	5-9
Experiment No. 1 . . . . .	5-10
Experiment No. 2 . . . . .	5-11
Experiment No. 3 . . . . .	5-12
Experiment No. 4 . . . . .	5-13
Review . . . . .	5-15
Answers . . . . .	5-16

## UNIT NUMBER 6. REGISTERS AND REGISTER INSTRUCTIONS

Introduction . . . . .	6-1
Objectives . . . . .	6-1
What is a Register? . . . . .	6-2
General Purpose Registers . . . . .	6-2
8080A Instruction Set . . . . .	6-3
Register Decoding . . . . .	6-3
Move Register Data: MOV . . . . .	6-5
Move Immediate to Register: MVI . . . . .	6-6
Increment Register: INR . . . . .	6-7
Decrement Register: DCR . . . . .	6-7
Jump if not Zero: JNZ . . . . .	6-7
First Program . . . . .	6-9
Second Program . . . . .	6-9
Third Program . . . . .	6-10
Fourth Program . . . . .	6-11
Fifth Program . . . . .	6-14
Introduction to the Experiments . . . . .	6-15
Experiment No. 1 . . . . .	6-16
Experiment No. 2 . . . . .	6-17
Experiment No. 3 . . . . .	6-19
Experiment No. 4 . . . . .	6-22
Experiment No. 5 . . . . .	6-25
Experiment No. 6 . . . . .	6-29
Review . . . . .	6-31
Answers . . . . .	6-31

## UNIT NUMBER 7. LOGIC GATES AND TRUTH TABLES

Introduction . . . . .	7-1
Objectives . . . . .	7-1
What is a Digital Device? . . . . .	7-2
What is a Gate? . . . . .	7-2
What is a Truth Table? . . . . .	7-3
Why are Truth Tables Used? . . . . .	7-4
Uses for Gates . . . . .	7-4
Gate Symbols . . . . .	7-6
AND Gate . . . . .	7-8
NAND Gate . . . . .	7-9
Inverter . . . . .	7-9
OR Gate . . . . .	7-10
NOR Gate . . . . .	7-11
Exclusive-OR Gate . . . . .	7-12
AND-OR-INVERT Gate . . . . .	7-13
Buffer/Driver . . . . .	7-13
More Complex Gating Circuits . . . . .	7-16
Review . . . . .	7-21
Answers . . . . .	7-21



## UNIT NUMBER 8. LOGICAL INSTRUCTIONS

Introduction . . . . .	8-1
Objectives . . . . .	8-1
What is a Logical Instruction? . . . . .	8-2
Truth Tables for One-bit Logic Operations . . . . .	8-2
Boolean Algebra . . . . .	8-2
Multi-bit Logic Operations . . . . .	8-4
NOT . . . . .	8-6
De Morgan's Theorem . . . . .	8-6
Complement Accumulator: CMA . . . . .	8-7
AND Register with Accumulator: ANA . . . . .	8-8
Exclusive-OR Register with Accumulator: XRA . . . . .	8-8
OR Register with Accumulator: ORA . . . . .	8-9
Immediate Logical Operations: ANI, XRI, and ORI . . . . .	8-9
Summary of Logical Instructions . . . . .	8-10
Why Do You Need Logical Instructions? . . . . .	8-10
Input Data from Input Device to Accumulator: IN . . . . .	8-12
First Program . . . . .	8-12
Variation of First Program . . . . .	8-13
Second Program . . . . .	8-14
Third Program . . . . .	8-15
Fourth Program . . . . .	8-16
Introduction to the Experiments . . . . .	8-18
Experiment No. 1 . . . . .	8-19
Experiment No. 2 . . . . .	8-21
Review . . . . .	8-23
Answers . . . . .	8-25

## UNIT NUMBER 9. AN INTRODUCTION TO BREADBOARDING

Introduction . . . . .	9-1
Objectives . . . . .	9-1
What is Breadboarding? . . . . .	9-2
A Plastic Solderless Breadboard . . . . .	9-2
Use of Solderless Breadboards . . . . .	9-4
What is an Auxiliary Function? . . . . .	9-4
Applying Power to the Breadboard . . . . .	9-6
What is an Outboard ? . . . . .	9-9
Symbols and Schematic Diagrams . . . . .	9-10
Some Simple Schematic Diagrams . . . . .	9-10
Rules for Setting Up Experiments . . . . .	9-16
Experiment Instructions Format . . . . .	9-17
Purpose . . . . .	9-17
Pin Configurations of Integrated Circuit Chips . . . . .	9-17
Schematic Diagram of Circuit . . . . .	9-17
Program . . . . .	9-17
Steps . . . . .	9-18
Questions . . . . .	9-18
Helpful Hints and Suggestions . . . . .	9-18
Wire . . . . .	9-19
Solderless Breadboarding . . . . .	9-20
Auxiliary Function Outboards . . . . .	9-21
Introduction to the Experiments . . . . .	9-22
Experiment No. 1 . . . . .	9-25
Experiment No. 2 . . . . .	9-29
Experiment No. 3 . . . . .	9-30
Experiment No. 4 . . . . .	9-33
Experiment No. 5 . . . . .	9-36
Experiment No. 6 . . . . .	9-37
Experiment No. 7 . . . . .	9-38
Experiment No. 8 . . . . .	9-39
Experiment No. 9 . . . . .	9-42
Experiment No. 10 . . . . .	9-45
Review . . . . .	9-45
Answers . . . . .	9-47

## UNIT NUMBER 10. INTEGRATED CIRCUIT CHIPS

Introduction . . . . .	10-1
Objectives . . . . .	10-1
What is an Integrated Circuit? . . . . .	10-2
Symbolic Representations of Integrated Circuit Chips . . . . .	10-3
7408 Two-input AND Gate . . . . .	10-6
7400 Two-input NAND Gate . . . . .	10-7
7432 Two-input OR Gate . . . . .	10-8
7402 Two-input NOR Gate . . . . .	10-8
7486 Exclusive-OR Gate . . . . .	10-9
7404 Inverter . . . . .	10-10
7410 Three-input NAND Gate . . . . .	10-11
7420 Four-input NAND Gate . . . . .	10-11
7430 Eight-input NAND Gate . . . . .	10-12
7411 Three-input AND Gate . . . . .	10-12
7421 Four-input AND Gate . . . . .	10-13

7427 Three-input NOR Gate . . . . .	10-14
7451 AND-OR-INVERT Gate . . . . .	10-14
TTL Subfamilies . . . . .	10-15
Fan In and Fan Out . . . . .	10-16
Unconnected Inputs . . . . .	10-17
Chip Numbers and Date Codes . . . . .	10-17
Helpful Hints and Suggestions . . . . .	10-21
Tools . . . . .	10-21
Electronic Components . . . . .	10-21
Integrated Circuit Chips . . . . .	10-22
Introduction to the Experiments . . . . .	10-25
Experiment No. 1 . . . . .	10-26
Experiment No. 2 . . . . .	10-32
Experiment No. 3 . . . . .	10-34
Experiment No. 4 . . . . .	10-37
Experiment No. 5 . . . . .	10-39
Experiment No. 6 . . . . .	10-42
Experiment No. 7 . . . . .	10-46
Experiment No. 8 . . . . .	10-49
Review . . . . .	10-51
Answers . . . . .	10-52

#### UNIT NUMBER 11, FLIP-FLOPS AND LATCHES

Introduction . . . . .	11-1
Objectives . . . . .	11-1
Clocked Logic . . . . .	11-2
Memory Elements: Flip-flops . . . . .	11-2
Some Simple Flip-flops . . . . .	11-3
A Simple Latch . . . . .	11-6
Positive and Negative Edges . . . . .	11-9
Inversion Circles . . . . .	11-12
7474 D-Type Positive-edge-triggered Flip-flop . . . . .	11-15
A Simple 7474 Circuit . . . . .	11-17
Preset and Clear Inputs . . . . .	11-17
Edge- and Level-triggered Flip-flops . . . . .	11-18
7475 Latch . . . . .	11-19
Comparison of 7474 and 7475 Latches . . . . .	11-21
74100 Latch . . . . .	11-23
Hewlett-Packard Latch/Displays . . . . .	11-25
74174 and 74175 D-Type Positive-edge-triggered Flip-flops . . . . .	11-27
Introduction to the Experiments . . . . .	11-29
Experiment No. 1 . . . . .	11-30
Experiment No. 2 . . . . .	11-32
Experiment No. 3 . . . . .	11-34
Experiment No. 4 . . . . .	11-37
Experiment No. 5 . . . . .	11-42
Experiment No. 6 . . . . .	11-45
Review . . . . .	11-47
Answers . . . . .	11-48

## UNIT NUMBER 12, DECODERS

Introduction . . . . .	12-1
Objectives . . . . .	12-1
Digital Codes . . . . .	12-2
Hexadecimal Code . . . . .	12-2
Seven-segment Display Code . . . . .	12-5
To Encode and To Decode . . . . .	12-6
Alphanumeric Codes . . . . .	12-6
ASCII Code . . . . .	12-6
Code Conversion . . . . .	12-8
7442 Decoder . . . . .	12-9
74154 Decoder . . . . .	12-11
3-Line-to-8-line Decoders . . . . .	12-12
74155 Decoder . . . . .	12-13
Other Decoders and Decoder/Drivers . . . . .	12-15
Typical Decoder Enable and Select Times . . . . .	12-16
Notes . . . . .	12-17
Introduction to the Experiments . . . . .	12-18
Experiment No. 1 . . . . .	12-19
Experiment No. 2 . . . . .	12-22
Experiment No. 3 . . . . .	12-25
Experiment No. 4 . . . . .	12-27
Review . . . . .	12-29
Answers . . . . .	12-30

## UNIT NUMBER 13, COUNTERS

Introduction . . . . .	13-1
Objectives . . . . .	13-1
What is a Counter? . . . . .	13-2
Characteristics of Counters . . . . .	13-2
7490 Decade Counter . . . . .	13-4
Positive and Negative Edges of a Clock Pulse . . . . .	13-6
Digital Waveforms for a 7490 Decade Counter . . . . .	13-7
Cascading 7490 Decade Counters . . . . .	13-8
7490 Biquinary Counter . . . . .	13-11
7493 Binary Counter . . . . .	13-11
7492 Counter . . . . .	13-12
Digital Glitch . . . . .	13-13
Introduction to the Experiments . . . . .	13-15
Experiment No. 1 . . . . .	13-16
Experiment No. 2 . . . . .	13-18
Experiment No. 3 . . . . .	13-22
Experiment No. 4 . . . . .	13-24
Experiment No. 5 . . . . .	13-27
Experiment No. 6 . . . . .	13-30
Experiment No. 7 . . . . .	13-32
Experiment No. 8 . . . . .	13-36
Experiment No. 9 . . . . .	13-38
Experiment No. 10 . . . . .	13-41
Review . . . . .	13-43
Answers . . . . .	13-44

x

#### UNIT NUMBER 14. GATING DIGITAL SIGNALS

Introduction . . . . .	14-1
Objectives . . . . .	14-1
What is a Digital Signal? . . . . .	14-2
What Operations Can You Perform on a Single Digital Signal? . . . . .	14-2
Gates as Logic Devices and as Gating Devices . . . . .	14-6
OR Gate as a Gating Element . . . . .	14-8
NOR Gate as a Gating Element . . . . .	14-9
NAND Gate as a Gating Element . . . . .	14-10
Exclusive-OR Gate as a Controllable Inverter . . . . .	14-12
Inverters, Buffers, and Drivers . . . . .	14-13
Multiple Gating Signals . . . . .	14-14
The Noun: Gate . . . . .	14-15
The Verbs: To Gate, To Enable, and To Strobe . . . . .	14-15
Enable and Strobe Inputs to Integrated Circuit Chips . . . . .	14-16
The Verbs: To Disable and To Inhibit . . . . .	14-20
The Adjectives: Gate, Gated, and Gating . . . . .	14-20
Switch vs Gate: What is the Difference? . . . . .	14-21
Gating a Counter . . . . .	14-22
Types of Counter Measurements . . . . .	14-23
Introduction to the Experiments . . . . .	14-25
Experiment No. 1 . . . . .	14-26
Experiment No. 2 . . . . .	14-30
Review . . . . .	14-33
Answers . . . . .	14-34

#### UNIT NUMBER 15. ASTABLE AND MONOSTABLE MULTIVIBRATORS

Introduction . . . . .	15-1
Objectives . . . . .	15-1
Monostable Multivibrators . . . . .	15-2
74121 Monostable Multivibrator . . . . .	15-3
74122 Retriggerable Monostable Multivibrator . . . . .	15-5
74123 Dual Retriggerable Monostable Multivibrators . . . . .	15-8
555 Monostable Multivibrator . . . . .	15-9
555 Astable Multivibrator . . . . .	15-10
Introduction to the Experiments . . . . .	15-14
Experiment No. 1 . . . . .	15-15
Experiment No. 2 . . . . .	15-20
Experiment No. 3 . . . . .	15-22
Experiment No. 4 . . . . .	15-24
Review . . . . .	15-27
Answers . . . . .	15-28

## BUGBOOK VI

## TABLE OF CONTENTS

## PREFACE

## UNIT NUMBER 16, WHAT IS INTERFACING?

Introduction . . . . .	16-1
Objectives . . . . .	16-1
The Smart Machine Revolution . . . . .	16-2
Microprocessor vs Microcomputer . . . . .	16-5
Hardware vs Software . . . . .	16-7
What is a Controller? . . . . .	16-7
Where Microcomputers Fit . . . . .	16-8
Computer Hierarchies . . . . .	16-10
A Typical 8080 Microcomputer . . . . .	16-12
Address Bus . . . . .	16-13
Bidirectional Data Bus . . . . .	16-14
Control Bus . . . . .	16-14
What is Interfacing? . . . . .	16-17
What is an I/O Device? . . . . .	16-19
Review . . . . .	16-20
Answers . . . . .	16-21

## UNIT NUMBER 17, DEVICE SELECT PULSES

Introduction . . . . .	17-1
Objectives . . . . .	17-1
What is a Device Select Pulse? . . . . .	17-2
The Substitution of Software for Hardware: Uses for Device Select Pulses . . . . .	17-2
Use of Device Select Pulses to Strobe Integrated Circuit Chips . . . . .	17-5
Generating Device Select Pulses . . . . .	17-6
I/O Instructions . . . . .	17-15
The Fetch, Input, and Output Machine Cycles . . . . .	17-16
First Program . . . . .	17-17
Second Program . . . . .	17-18
Introduction to the Experiments . . . . .	17-19
Experiment No. 1 . . . . .	17-20
Experiment No. 2 . . . . .	17-23
Experiment No. 3 . . . . .	17-25
Experiment No. 4 . . . . .	17-30
Experiment No. 5 . . . . .	17-35
Experiment No. 6 . . . . .	17-40
Experiment No. 7 . . . . .	17-44
Experiment No. 8 . . . . .	17-46
Experiment No. 9 . . . . .	17-49
Review . . . . .	17-53
Answers . . . . .	17-54

## UNIT NUMBER 18, THE 8080A INSTRUCTION SET

Introduction . . . . .	18-1
Objectives . . . . .	18-1
Microcomputer Programming . . . . .	18-2
Sources of 8080 Programming Information . . . . .	18-2
8080 Instruction Set Summaries . . . . .	18-7
8080 Microprocessor Registers . . . . .	18-8
What Types of Operations Does the 8080A Microprocessor Perform? . . . . .	18-12
8080 Mnemonic Instructions . . . . .	18-14
Data Transfer Group . . . . .	18-21
Arithmetic Group . . . . .	18-30
Logical Group . . . . .	18-42
Branch Group . . . . .	18-48
Stack, I/O, and Machine Control Group . . . . .	18-59
Summary of Processor Instructions . . . . .	18-68
Introduction to the Experiments . . . . .	18-69
Experiment No. 1 . . . . .	18-70
Experiment No. 2 . . . . .	18-72
Experiment No. 3 . . . . .	18-76
Octal/Hexadecimal Listing of the 8080 Instruction Set . . . . .	18-83
8080 Instruction Set Summary . . . . .	18-89
Review . . . . .	18-90
Answers . . . . .	18-92
Microcomputer User's Library Submittal Form . . . . .	18-94

## UNIT NUMBER 19, DATA BUS TECHNIQUES USING THREE-STATE DEVICES

Introduction . . . . .	19-1
Objectives . . . . .	19-1
What is a Bus? . . . . .	19-2
Three-state Bussing . . . . .	19-2
Examples of Simple Bus Systems . . . . .	19-5
74125 Three-state Buffer . . . . .	19-6
74126 Three-state Buffer . . . . .	19-7
8095 Three-state Buffer . . . . .	19-7
Other Three-state Devices . . . . .	19-8
Introduction to the Experiments . . . . .	19-10
Experiment No. 1 . . . . .	19-11
Experiment No. 2 . . . . .	19-13
Experiment No. 3 . . . . .	19-15
Experiment No. 4 . . . . .	19-17
Review . . . . .	19-19
Answers . . . . .	19-20

## UNIT NUMBER 20, AN INTRODUCTION TO ACCUMULATOR INPUT/OUTPUT TECHNIQUES

Introduction . . . . .	20-1
Objectives . . . . .	20-1
What is Input/Output? . . . . .	20-2
Microcomputer Output . . . . .	20-5
Some Output Latch Circuits . . . . .	20-6

Output Drive Capability . . . . .	20-12
Microcomputer Input . . . . .	20-13
Some Input Three-state Buffer Circuits . . . . .	20-13
Accumulator I/O Instructions . . . . .	20-15
First Input/Output Program . . . . .	20-15
Second Program . . . . .	20-15
Third Program . . . . .	20-16
Fourth Program . . . . .	20-17
Fifth Program . . . . .	20-18
Introduction to the Experiments . . . . .	20-20
Experiment No. 1 . . . . .	20-21
Experiment No. 2 . . . . .	20-26
Experiment No. 3 . . . . .	20-33
Review . . . . .	20-39
Answers . . . . .	20-40

#### UNIT NUMBER 21. AN INTRODUCTION TO MEMORY MAPPED INPUT/OUTPUT TECHNIQUES

Introduction . . . . .	21-1
Objectives . . . . .	21-1
Memory Mapped I/O vs Accumulator I/O . . . . .	21-2
Generating Memory Mapped I/O Address Select Pulses . . . . .	21-3
Memory Mapped I/O: Use of Address Bit A-15 . . . . .	21-6
Memory Mapped I/O Instructions . . . . .	21-8
Address of Memory Location M is Contained in Register Pair H . . . . .	21-8
Address of Memory Location M is Contained in Register Pair B . . . . .	21-9
Address of Memory Location M is Contained in Register Pair D . . . . .	21-9
Address of Memory Location is Contained in Second and Third . . . . .	21-10
Instruction Bytes . . . . .	21-10
The Memory Read and Memory Write Machine Cycles . . . . .	21-11
First Program . . . . .	21-12
Some Input/Output Circuits . . . . .	21-12
Second Program . . . . .	21-14
Third Program . . . . .	21-15
Fourth Program . . . . .	21-15
Fifth Program . . . . .	21-16
Sixth Program . . . . .	21-17
Seventh Program . . . . .	21-18
Eighth Program . . . . .	21-19
Introduction to the Experiments . . . . .	21-21
Experiment No. 1 . . . . .	21-22
Experiment No. 2 . . . . .	21-27
Experiment No. 3 . . . . .	21-31
Experiment No. 4 . . . . .	21-34
Review . . . . .	21-37
Answers . . . . .	21-38

#### UNIT NUMBER 22. MICROCOMPUTER INPUT/OUTPUT: SOME EXAMPLES

Introduction . . . . .	22-1
Objectives . . . . .	22-1
Data Logging with an 8080 Microcomputer . . . . .	22-2
How Many Data Points? . . . . .	22-2
Short Term or Long Term Storage? . . . . .	22-2



How Much Information in a Single Data Point? . . . . .	22-3
What Will You Do with the Logged Data? . . . . .	22-3
How Many Data Points per Second? . . . . .	22-3
First Program: Logging 64 Eight-bit Data Points . . . . .	22-3
Second Program: Logging Slow Data Points . . . . .	22-5
Third Program: Output from a Data Logger . . . . .	22-7
Fourth Program: Detecting an ASCII Character . . . . .	22-7
Other Methods of Generating Time Delays . . . . .	22-10
Introduction to the Experiments . . . . .	22-11
Experiment No. 1 . . . . .	22-12
Experiment No. 2 . . . . .	22-17
Experiment No. 3 . . . . .	22-20
Experiment No. 4 . . . . .	22-24
Experiment No. 5 . . . . .	22-27
Experiment No. 6 . . . . .	22-31
Experiment No. 7 . . . . .	22-37
Experiment No. 8 . . . . .	22-39
Experiment No. 9 . . . . .	22-46
Review . . . . .	22-51
Answers . . . . .	22-52

#### UNIT NUMBER 23, FLAGS AND INTERRUPTS

Introduction . . . . .	23-1
Objectives . . . . .	23-1
What is a Flag? . . . . .	23-2
First Example: Interfacing a Keyboard . . . . .	23-2
Second Example: Solvent Level Control . . . . .	23-6
Polled Operation . . . . .	23-9
What is an Interrupt? . . . . .	23-10
Types of Interrupts . . . . .	23-10
Restart: RST X . . . . .	23-12
Enable and Disable Interrupt: EI and DI . . . . .	23-13
Third Example: Interrupt-driven Keyboard Interface . . . . .	23-14
Priority Interrupts . . . . .	23-18
Hardware Priority Interrupts . . . . .	23-21
Interrupt Software . . . . .	23-24
Introduction to the Experiments . . . . .	23-30
Experiment No. 1 . . . . .	23-31
Experiment No. 2 . . . . .	23-34
Experiment No. 3 . . . . .	23-37
Experiment No. 4 . . . . .	23-39
Experiment No. 5 . . . . .	23-42
Experiment No. 6 . . . . .	23-46
Experiment No. 7 . . . . .	23-49
Experiment No. 8 . . . . .	23-54
Experiment No. 9 . . . . .	23-58
Experiment No. 10 . . . . .	23-63
Experiment No. 11 . . . . .	23-69
Experiment No. 12 . . . . .	23-73
Review . . . . .	23-77
Answers . . . . .	23-78

## APPENDICES

Appendix 1: References . . . . .	A-1
Appendix 2: Definitions, Bugbook V . . . . .	A-2
Appendix 3: Definitions, Bugbook VI . . . . .	A-13
Appendix 4: Outboards <sup>*</sup> . . . . .	A-19
Power Outboards . . . . .	A-19
Logic Switch Outboards . . . . .	A-22
LED Lamp Monitor Outboards . . . . .	A-23
Display and Latch/Display Outboards . . . . .	A-24
Clock Outboards . . . . .	A-27
Breadboarding Station Outboard . . . . .	A-27
Decoder Outboard . . . . .	A-29
Monostable Outboard . . . . .	A-29
Latch Outboard . . . . .	A-29
Multiplexer Outboard . . . . .	A-31
Counter Outboards . . . . .	A-31
Driver/Inverter/NOR Outboard . . . . .	A-31
Universal Asynchronous Receiver/Transmitter Outboard . . . . .	A-33
TTL/20 mA Current Loop Interface Outboard . . . . .	A-33
TTL/RS-232C Interface Outboard . . . . .	A-33
Programmable Timer Outboard . . . . .	A-35
Appendix 5: Octal/Hex Conversion Table . . . . .	A-36
* Appendix 6: Description of the MMD-1 Microcomputer . . . . .	A-37
Introduction . . . . .	A-37
Objectives . . . . .	A-37
The 8080 Microprocessor Chip . . . . .	A-38
Power . . . . .	A-40
Clock Inputs . . . . .	A-40
Memory Address Bus . . . . .	A-41
Bidirectional Data Bus . . . . .	A-41
Control Signals . . . . .	A-42
The 8224 Clock Generator/Driver Chip . . . . .	A-44
The MMD-1 Microcomputer . . . . .	A-48
Power . . . . .	A-48
8080A Microprocessor Chip . . . . .	A-48
Control Lines . . . . .	A-50
Bus Drivers . . . . .	A-50
Memory . . . . .	A-56
MMD-1 Microcomputer Buses . . . . .	A-61
Input/Output . . . . .	A-61
MMD-1 Microcomputer: The Overall System . . . . .	A-63
How KEX Operates . . . . .	A-67
How the Microcomputer Operates . . . . .	A-71

\* Appendix 6 only present in Bugbook VI.

The information in this book has been checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchase of the semiconductor devices described any license under the patent rights of E&L Instruments, Inc. or others. E&L Instruments, Inc. reserves the right to change specifications without notice.

Bugback<sup>®</sup>, Bugbook<sup>®</sup>, Mark 80<sup>®</sup>, Dyna-Micro<sup>®</sup>, Innovator Series<sup>®</sup>, Micro Designer<sup>®</sup>, Mini Micro Designer<sup>®</sup>, Softpatch<sup>®</sup>, Junior PROM<sup>®</sup>, and Senior PROM<sup>®</sup> are all trademarks of E&L Instruments, Inc.

## PREFACE

Welcome to the new electronics revolution. In ten years, integrated circuit technology has transformed the digital integrated circuit chip from an expensive electronic component containing only simple logic functions and few transistors into a highly complex component containing up to ten thousand transistors. The computer-on-a-chip is here! It contains everything--central processing unit, read/write memory, read-only memory, and interface circuitry--required of a digital computer. Within several years, you will be able to purchase a handful of such chips for \$100 to \$200. By 1982, there may be one billion microcomputers in existence. Right now, only 250,000 minicomputers and large computers in the United States. A computer revolution? Certainly.

In education, we believe that the new electronics revolution will create important opportunities and changes:

- o More students, including engineers, chemists, biologists, physicists, agricultural scientists, biochemists, and experimental psychologists, will need to learn about digital technology and microcomputers.
- o Theoretical courses on Boolean algebra, Karnaugh mapping, and the like will become less important for the majority of students who are interested in digital technology.
- o Students of computer science will be exposed to more digital hardware, e.g., in laboratory courses on digital electronics and microcomputers. Many students will have their own microcomputers.
- o Hundreds of microcomputers will be present on the typical community college or university campus. Perhaps thousands.
- o Courses in digital telecommunications and digital controls will grow in importance.

In the face of these changes, one thing will remain essentially invariant: the time that a student spends in school. If anything, the number of credit hours required for graduation will decrease. Educators will be faced with the problem of incorporating the above topics into various curricula without cutting back on other important courses. How can this be done? Perhaps by integrating several courses together and covering only essential concepts.

This series of modules on digital electronics, microcomputer interfacing, and microcomputer programming is an attempt to integrate these three subjects into a single unified course. This course is oriented toward laboratory experiments, for we believe that this is the best way to convey the excitement and importance of the new electronics revolution. The three subjects will be given approximately equal weight: you will learn how to program a microcomputer, how to interface a microcomputer to external digital devices, and how the external devices operate from a digital point of view. Important digital concepts will be illustrated both with integrated circuit chips and with microcomputer programs, usually side by side in the same or adjacent Units.

For the reader of these modules, little or no background in digital electronics or microcomputers is assumed. You will first treat microcomputers and integrated circuit chips as *functional modules*. With exposure to the modules, you will gradually learn their basic operational characteristics. We will not discuss how they are

manufactured, since the technology is sophisticated and changes every several years.

Bugbooks V and VI are laboratory-oriented texts in a series of books that approach the field of electronics in a somewhat different manner. Rather than start you, as is customarily done in introductory electronics courses, with experiments on electronic components, such as resistors, capacitors, diodes, and transistors, we instead introduce you immediately to *integrated circuit chips*, the so-called "bugs" of our Bugbooks. We also introduce you immediately to the concepts of *logic switches*, *lamp monitors*, *pulsers*, and *displays*; show you how to use such auxiliary functions; and provide you with many experiments that are based upon connections between integrated circuit chips and such devices. All this is done in *Bugbooks I and II. Logic & Memory Experiments Using TTL Integrated Circuits*.

Once you have mastered the basic concepts of digital electronics and are knowledgeable with the techniques of wiring digital circuits using integrated circuit chips, we expose you to more complicated digital chips and digital systems. You learn how to wire the universal asynchronous receiver/transmitter (UART) as a digital communications device between your simple circuits and a teletypewriter. You learn how to interface an 8080-based microcomputer as well as most of the important concepts associated with microcomputer programming and interfacing. Work on the UART chip is performed with the aid of a 70-page Bugbook, *Bugbook IIA. Interfacing & Scientific Data Communication Experiments Using the Universal Asynchronous Receiver/Transmitter (UART) and 20 mA Current Loops*. The principles and techniques of 8080-microcomputer interfacing and programming are discussed in the 592-page Bugbook, *Bugbook III. Microcomputer Interfacing Experiments Using the Mark 80<sup>R</sup> Microcomputer, an 8080 System*. Bugbook IV, which is on the use of the 8255 programmable peripheral interface chip, is still in preparation at the time of writing of this preface. We have delayed it in order to permit the completion of Bugbooks V and VI.

Bugbooks V and VI, which consist of 23 chapters and 870 pages, is an experiment in digital electronics education. As mentioned earlier, we are attempting to integrate the subjects of digital electronics, microcomputer interfacing, and microcomputer programming into a single unified course. In effect, we are consolidating the material found in Bugbooks I, II, and III into a single laboratory textbook. The concepts and techniques of microcomputer programming and interfacing are discussed at the same time that you learn basic digital concepts and perform experiments on popular TTL integrated circuit chips such as the 7400, 7402, 7404, 7442, 7475, 7490, 7493, 74121, 74125, 74126, 74150, 74154, 74181, and 74193. Some material in the earlier Bugbooks has been omitted, and much new material added, specially in the microcomputer sections.

We believe that the pendulum of digital electronics will now move steadily towards the use of microcomputers. Such being the case, there will be considerable incentive in educational institutions to introduce microcomputers at an early stage in a student's curriculum. What is true for the college student should also be true for the professional scientist or engineer who desires to update his knowledge of digital electronics. Bugbooks V and VI are directed toward such individuals.

Bugbooks V and VI are self-instructional texts. Answers to all experimental and review questions will be found in the texts. When you perform an experiment, we shall tell you what you should observe. Who can use these books successfully? They are directed toward the same audience as Bugbooks I through III. You need no initial background in digital electronics or microcomputers. If you have the ability to organize and grasp new concepts, to extrapolate knowledge to new

situations, and to perform experiments in wiring digital circuits carefully, you should enjoy these Bugbooks. Bugbooks V and VI lend themselves very nicely to a self-study program for professionals who desire to update their skills in digital electronics and microcomputers. Remember that Bugbooks I through III treat the same material either in greater detail or in a slightly different way.

We have found wide acceptance of our Bugbooks in formal classes as well as by individual users in the United States and abroad. Selected Bugbooks are being translated into German, Japanese, French, Italian, Chinese, and Malaysian. If you are interested in further details concerning such translations, or in translating the books to other languages, please contact us.

We have also observed a need for additional educational material in the field of electronics that is experiment-based but is directed towards more specific topics. This need is being filled by an additional series of Bugbooks called the Bugbook Application Series. The first book in this series is *The 555 Timer Applications and Sourcebook, with Experiments* and is written by Howard Berlin. Howard has just completed his second book in the series, *The Design of Active Filters, with Experiments*, and is currently preparing a third book, *Designing with Operational Amplifiers, with Experiments*. Dr. Stanley Wolf is writing an Applications Series Bugbook on the theory and uses of oscilloscopes. We expect this series to grow rapidly as we identify authors who can fill in the needed areas in electronics with experimental-based books along the style lines characteristic of the Bugbooks.

Short courses on digital electronics and microcomputer interfacing are available in conjunction with the Continuing Education Center and Extension Division at Virginia Polytechnic Institute & State University. For further information, please write or call Dr. Norris H. Bell, Continuing Education Center, Blacksburg, Virginia 24061, telephone (703) 951-6328. The speakers at such short courses include Peter Rony, David Larsen, Paul Field, and Frank Settle (Virginia Military Institute; Dr. Settle is editor of *Digital Directions*, which describes teaching techniques, applications, and useful products in the digital electronics and microcomputer areas). Short courses on microcomputers are also given by Mr. Jonathan A. Titus and Dr. Christopher A. Titus; contact them at Tychon, Inc., Blacksburg, Virginia 24060. Jon designed the Mark 80 and Dyna-Micro R (or MMD-1) microcomputers, and Chris has extensive experience in microcomputer programming and system design.

We wish to again thank those individuals who continue to back our educational efforts. Mr. Murray Gallant and E&L Instruments, Inc. have supported the development of the MMD-1 microcomputer by Jon Titus at Tychon, Inc. Mr. Bob Veltri has provided us with excellent photographs of the hardware. Our wives are no longer quite so patient. After hearing about the glories of microcomputers and reading about the "smart home," they now expect us to interface our households. Mañana.

March, 1977

David G. Larsen, Peter R. Rony, and Jonathan A. Titus  
Blacksburg, Virginia 24060

xx

## UNIT NUMBER 16

### WHAT IS INTERFACING?

#### INTRODUCTION

This unit introduces you to a few of the objectives of interfacing and provides definitions for some of the concepts involved.

#### OBJECTIVES

At the completion of this unit, you will be able to do the following:

- o Distinguish between microprocessor and microcomputer.
- o Define data processor.
- o Distinguish between hardware and software, and give examples of each.
- o Define controller.
- o Discuss the spectrum of computer-equipment complexity, from hard-wired logic to the large mainframe computers.
- o Describe the three important busses in an 8080A-based microcomputer.
- o List five important control signal lines on the Dyna-Micro microcomputer.
- o Define synchronous, I/O device, CPU, and memory.



## THE SMART MACHINE REVOLUTION

In preceding units, we have provided you with information on basic digital electronics that you will need as you *interface* an 8080-based microcomputer. We still have more subjects to cover--three-state bussing, shift registers, arithmetic/logic units, and buffers--but you already have been exposed to the logic operations, AND, OR, NAND, NOR, and exclusive OR; the gating characteristics of the four basic gates; decoders; latches and flip-flops; counters; monostable multivibrators; input/output devices such as logic switches, pulsers, clocks, and displays; digital codes; and the important terms, strobe, enable, disable, gate, and inhibit. Before you jump into the subject of microcomputer interfacing, we believe that it would be useful to provide you with some perspective on why you would want to interface a microcomputer in the first place.

For those of you who have access to the McGraw-Hill publication, *Business Week*, we would direct your attention to the July 5, 1976 issue and the article entitled, "The Smart Machine Revolution: Providing Products with Brainpower." Some excerpts from the article are as follows:

- o " 'This is the second industrial revolution,' says Sidney Webb, executive vice-president of TRW Inc. 'It multiplies man's brainpower with the same force that the first industrial revolution multiplied man's muscle power.'

The engine of the revolution is the microprocessor, or computer-on-a chip, a tiny slice of silicon that is the arithmetic and logic heart of a computer. The first surge of products with microprocessor brains is just now starting to hit the marketplace, and this is demonstrating that never before has there been a more powerful tool for building 'smart' machines--machines that can add decision-making, arithmetic, and memory to their usual functions. Included in the first wave of smart machines are:

- The smart watch
- The smart scale
- The smart mobile phone
- The smart can-making system
- The smart video game

A tidal wave of smart products such as these is on the way. They will dramatically change the marketplace for consumer, commercial, and industrial products. The computer-on-a-chip, powering the brains of smart products, will spawn new industries and thousands of new companies. And in the process it will wipe out some existing companies, and even some industries."

- o "The key to the sudden surge in sales of microprocessors and to the wave of new smart machines they will power is simply price. C. Lester Hogan, vice-chairman of Fairchild Camera & Instrument Corp., demonstrated this element dramatically at a Boston convention a few weeks ago. He pulled 18 microprocessors from his pocket and tossed them out to his audience. 'That's \$18 million worth of computer power--or it was 20 years ago,' he said. Hogan explained that his \$20 microprocessor is as powerful as International Business Machines' first commercial computer, which cost \$1 million in the early 1950s. 'The point I'm making,' Hogan said, 'is that computer power today is essentially free.'

Even a year ago, those \$20 microprocessors cost more than \$100, and the

sudden slash in price led designers to start work on the beginnings of the flood of smart products. Switching from conventional electronic parts, such as integrated circuits, to the MPU cuts design time and manufacturing costs because it replaces hundreds of ICs and other parts. Once the MPU is designed into a product, it can provide tremendous marketing advantages; a product's functions can be altered not by a costly redesign of its electronics but simply by changing the instructions, or software, stored in the MPU's memory. New features can be added with little increase in cost, and the new smart machines can handle work that could not be done economically before."

- o "The most exciting new products to come from the computer-on-a-chip will be for the consumer. Microprocessors will go into homes, autos, appliances, and other consumer goods in far greater numbers than into other products. 'Between 7 and 10 microprocessors will be in each home by 1980,' predicts Andrew A. Perlowski, who heads microprocessor activities at Honeywell Inc. His company is already hard at work on energy management and security systems for the home."

- o "In the factory, the computer-on-a-chip is dropping the cost of electronic intelligence so low that it is turning the smallest product units into smart machines. And it is speeding the day of the automated factory by linking the smart production machines, sensors, and other instruments into distributed data acquisition and control systems."

Factory automation has moved slowly, partly because manufacturers did not want an entire plant shut down because one bit one bit in a computer failed. 'The advantage of the MPU is that it chops up the control job in smaller pieces, and an individual MPU won't pull down a whole network if it fails,' says Sheldon G. Lloyd, engineering vice-president at Fisher Controls Co. 'The microprocessor makes it economically possible to develop and build hierarchical systems.'

In a hierarchy, the microprocessors in the smart production machines are linked to supervisory minicomputers that collect and send management reports and status information to a central factory computer. At the top is the big corporate computer, which when linked to the factory system, will be able to generate up-to-the-second financial reports for the entire company."

- o "Many jobs now being done by microprocessors were too small to automate before. Dow Chemical Co. is considering MPUs for a variety of jobs 'where computations are required that aren't quite complex enough to justify a minicomputer,' says Charles R. Honea, process instrument manager at Dow's Texas Div. For instance, Dow uses microprocessors to calculate the flow of ethylene piped into the plant. The information was charged manually and required half a dozen people. 'And it was always a day behind,' Honea says. 'You had no way of knowing how much ethylene you used today.'

The process industries are a conservative lot, partly because of the reliability needed in control gear to keep their plants running continuously. It usually takes five to six years for a major technology breakthrough to find widespread use in the process control industries. 'Microprocessors will be no different,' says Nicholas P. Scallon, vice-president for marketing at Fisher Controls. 'But the microprocessor will speed up automation,' he says, 'by breaking up control loops into smaller segments. Instead of trying to control the whole system, we will use a dedicated microprocessor

to control such things as a boiler, an evaporator, or a catalytic conversion."

- o "Software is not only the biggest problem now for the MPU users, but it is also where most of the costs are. 'Software costs are actually even more for a microcomputer than for a minicomputer,' says Richard Marley, a New Hampshire consultant who has designed smart products for several small companies. He says that he spends up to \$100,000 on every software design, while the cost of hardware designs is down to around \$20,000."
- o "The microprocessor is probably affecting no other single industry as much as the instruments business. In the next two years, predicts technology consultant Lynwood O. Eikrem, analytical instruments using microprocessors will rise from 2% to 50% of the market. 'Companies are rushing into microprocessors, and those who don't move fast will lose market,' he says.  
  
So far the biggest MPU effort is coming in digital test instruments, such as voltmeters, counters, and frequency synthesizers, and in such analytical instruments as spectrometers and chromatographs. 'Probably 90% of digital instruments selling for \$2000 or more will use microprocessors by 1980,' says industry analyst Galen W. Wampler."
- o "Over the next several years, smart products and machines will spread at an ever increasing rate. Software will become available so that anyone will be able to program a microcomputer. Schools will be turning out a flood of young people familiar with microprocessors and eager to build products with them. The semiconductor industry will continue to develop more powerful parts. 'In the next 5 to 10 years we will be able to turn out 1 million devices on a single chip,' predicts Richard L. Petritz, vice-president of New Business Resources, a venture capital company. This will mean that the power either of a large mainframe computer or of a complete minicomputer with large amounts of memory will be available on a single chip."
- o "Development time is so short for a smart product now and the entry costs are so low that there will be 'myriad examples of new companies spawning, with bright, young fellows developing MPU-based products,' says Fairchild's Hogan. Petritz says: 'The MPU will reduce the application of electronics essentially to that of writing a computer program, and the average person can be educated to program a computer.'

That spells danger for the established companies. Already, manufacturers have to be looking at microprocessors 'or somebody will come along and obsolete their product,' warns Donald V. Kleffman, a marketing manager at Ampex Corp. Says Kessler of NCR: 'There will be many new companies coming in with MPU technology, and they will replace some of the old companies. A lot of companies will be beaten down.'

When that time comes, microprocessors will be everywhere--from the smart machines of the factory and the office to the handheld, personal microcomputers costing less than \$100, and the personal mobile telephone."

We shall amplify on some of the above points in the following sections.

## MICROPROCESSOR VS MICROCOMPUTER

We have had difficulty in finding a good definition for the term, *digital computer*. In looking around for such a definition, we found an excellent pair of paragraphs by Donald Eadie in his book, "Introduction to the Basic Computer," that provide some insight into what is meant by the term, *processor*. Thus:

"This chapter serves as a general introduction to the field of digital devices, with particular emphasis on those devices called *computers*, or more properly, *data processors*. The name data processor is more inclusive because modern machines in this general classification not only compute in the usual sense, but also perform other functions with the data which flow to and from them. For example, data processors may gather data from various incoming sources, sort it rearrange it, and then print it. None of these operations involve the arithmetic operations normally associated with a computing device, but the term computer is often applied anyway."

"Therefore, for our purpose a computer is really a data processor. Even such data processing operations as rearranging data may require simple arithmetic such as addition. This explains why a certain amount of imprecision has entered our language and why confusion exists between the terms *computer* and *data processor*. The two terms are so loosely used at present that often one has to inquire further to determine exactly what is meant."<sup>15</sup>

Eadie thus defined the term, *data processor*, as follows:

data processor	A digital device that processes data. It may be a computer, but in a larger sense it may gather, distribute, digest, analyze, and perform other organization or smoothing operations on data. These operations, then, are not necessarily computational. Data processor is a more inclusive term than computer. <sup>15</sup>
----------------	---

It is tempting to define the term, *microprocessor*, as follows:

microprocessor	An extremely small data processor.
----------------	------------------------------------

At the moment, the microprocessor does not quite have such a definition. As semiconductor manufacturers develop the capability to manufacture an entire computer on a single chip, including memory and I/O ports, we believe that the term, microprocessor, will assume the meaning given above.

At the moment, there is a distinction between a *microprocessor* and a *microcomputer*. To quote the Texas Instruments Incorporated "Microprocessor Handbook!":

"This lesson begins with the word 'microprocessor.' To some people microprocessor means microcomputer. To other people the words microprocessor and microcomputer are different. To them, 'microprocessor' is a broader and more generic term which describes an extremely small electronic system capable of performing specific tasks. Thus, microcomputer is an application of microprocessors."<sup>16</sup>

At the moment, we consider a microprocessor to be a single integrated circuit chip that contains approximately 75% of the power of a very small digital computer. It usually cannot do anything without the aid of support chips and memory. In

contrast, a microcomputer is a full operational computer system based upon a microprocessor chip. Such a system contains memory, latches, counters, input/output devices, buffers, and a power supply in addition to the microprocessor chip. There may be as much cost involved in the other hardware components as there is in the microprocessor chip itself.

While on this subject, we would also like to quote from the article by Laurence Altman in the April 18, 1974 issue of *Electronics*:

"What a microprocessor is . . . but first, what it isn't. A microprocessor is not a computer but only part of one. To make a computer out of a microprocessor requires the addition of memory for its control program, plus input and output circuits to operate peripheral equipment. Also, the word is not short for microprogrammable central processing unit. For though some microprocessors are controlled by a microprogram, most are not."

"What a microprocessor is, then, is the control and processing portion of a small computer or microcomputer. Moreover, it has come to mean the kind of processor that can be built with LSI MOS circuitry, usually on one chip. Like all computer processors, microprocessors can handle both arithmetic and logic data in bit-parallel fashion under control of a program. But they are distinguished both from a minicomputer processor by their use of LSI with its lower power and costs, and from other LSI devices (except calculator chips) by their programmable behavior."

"In short, if a minicomputer is a 1-horsepower unit, the microprocessor plus supporting circuitry is a 1/4-hp unit. But as LSI technology improves, it will become more powerful. Already single-chip bipolar and CMOS-on-sapphire processors are being developed that have almost the capability of the minicomputer."

As an example of what is coming in the near future, we would like to quote from an announcement in the June, 1976 issue of *Digital Design*:

"PROCESSOR, PROGRAM ROM AND DATA RAM FIT ON ONE CHIP

The availability of a microprocessor chip with on-board RAM and ROM may hasten the day when designers can change their computer applications by merely plugging in a new cheap computer rather than entering a different program.

One such microcomputer, priced at under \$10 in quantities of 10,000, includes a 1344 x 8 program ROM and a 96 x 4 data RAM all packaged on a single chip with a Rockwell PPS-4 processor. Designated the PPS-4/1, the microcomputer also provides 31 input/output channels with dual interrupt capability.

According to its manufacturer, Rockwell's Microelectronic Device Div., Anaheim, California, the microcomputer will cut the cost of electronic systems for peripheral controllers, appliance controls and other industrial applications.

Input/output options for the 50-instruction IC include two 4-bit channels which can be simultaneously used for testing or comparing data; two 4-bit I/O channels and 10 discrete I/O lines. Two interrupt request input lines, one of which can automatically trigger an echo signal, provide priority input and status capabilities."

There is more to the announcement, but the point that we wish to make is that this single chip is much closer to a true *computer-on-a-chip* than most microprocessor chips that are currently on the market. The 8080A microprocessor chip discussed in this Bugbook is still a microprocessor; it contains no built-in read/write memory, ROM, or I/O capability.

#### HARDWARE VS SOFTWARE

*Hardware* and *software* are important terms that will be used repeatedly in this unit. It is appropriate, therefore, to define them early:

<i>hardware</i>	The mechanical, magnetic, electronic, and electrical devices from which a computer is fabricated; the assembly of material forming a computer. <sup>15</sup>
<i>software</i>	The totality of programs and routines used to extend the capabilities of computers, such as compilers, assemblers, narrators, routines, and subroutines. Contrasted with hardware. <sup>5</sup>

The Dyna-Micro microcomputer, along with any integrated circuit chips, wire, breadboarding aids, and peripheral devices, are all considered to be the hardware. The programs and subroutines that you use and write are the software. In time, you will observe that it requires considerable effort to write good programs that take maximum advantage of available memory, the instruction set, and the time that is required to execute individual instructions.

#### WHAT IS A CONTROLLER?

Graf has defined a *controller* as

<i>controller</i>	An instrument that holds a process or condition at a desired level or status as determined by comparison of the actual value with the desired value. <sup>2</sup>
-------------------	---

Controllers can be analog or digital, and can be electronic, mechanical, electro-mechanical, or pneumatic, or some combination of these. A *digital controller* acquires the actual value of the condition in digital form and compares it to the desired value contained within the controller. If there is any difference between the two, a digital signal is sent out to the device, machine, or process to initiate actions to reduce this difference. The digital controller itself consists either of integrated circuit chips and discrete components that are wired to a printed circuit board, or else a computer of any size with a limited number of chips to serve as an interface between the computer and the external world.

The question of cost becomes an important factor when one considers the use of computers as controllers. One would not control 100 devices, each with a value of \$500, with a \$1,000,000 computer; the use of such a large computer to control \$50,000 worth of equipment is a form of overkill. On the other hand, such a computer would be useful in the control of a \$20,000,000 chemical plant. However, with today's technology, it is doubtful that a million dollar computer would be required; probably \$200,000 would buy a very large minicomputer system that would serve the requirements of the plant. One can justify the cost of a computer/controller if

it represents only a modest percentage of the cost of operating a process or producing a product. The trade-offs in cost and performance constantly change as the prices of computer systems decrease. With the advent of microcomputers, it is quite likely that the cost of controlling equipment will decrease at no sacrifice in reliability.

#### WHERE MICROCOMPUTERS FIT

The *Business Week* article that we excerpted earlier in this unit should provide you with some perspective concerning the potential applications for microcomputers. We would like to discuss this subject in further detail with the aid of Figure 16-1 and Table 16-1.




Figure 16-1. Schematic diagram that depicts applications that are foreseen for microcomputers, which will carve out their own niche between discrete logic and inexpensive minicomputers.

WORD LENGTH	1	2	4	8	16	32	64
COMPLEXITY	Hard-wired logic	Programmed logic array	Calculator	Microprocessor	Minicomputer	Large computer	
APPLICATION		Control		Dedicated computation	Low-cost general data processing	High-performance general data processing	
COST	Under \$100 (1974)		\$1000 (1974)		\$10,000 (1974)	\$100,000 and up (1974)	
MEMORY SIZE	Very small 0-4 words	Small 2-10 words		Medium 10-1000 words	Large 1000-1 million words	Very large More than 1 million words	
PROGRAM	Read-only					Reloadable	
SPEED CONSTRAINTS	Real time	Slow		Medium		Throughput-oriented	
INPUT-OUTPUT	Integrated	Few simple devices		Some complex devices		Roomful of equipment	
DESIGN	Logic	Logic + microprogram		Microprogram macroprogram		Macroprogram high-level language software system	
MANUFACTURING VOLUME	Large					Small	

Table 16-1. This chart depicts the spectrum of computer-equipment complexity, from simple hard-wired logic systems to high-performance general data processing equipment. This chart is adapted from an article by Wallace B. Kiley in the October 17, 1974 issue of *Electronics*. The article indicates that the chart is based on Pro-Log Corporation material.



In Figure 16-1, we have plotted the number of microcomputer applications, on a normalized scale of 0 to 1, versus the type of application. As can be observed, we do not expect many of today's microcomputers to be used as number-crunching machines or as substitutes for simple relay logic systems. Basically, most of the exciting microcomputer applications will fall between discrete random logic (gates and flip-flops) on one hand and inexpensive minicomputers on the other. Microcomputers are carving out an entirely new market, one that has not been previously served either by minicomputers--owing to their cost--or by complex digital circuits. This is the domain of the "smart" machine. The domain will grow at the expense of both discrete random logic and minicomputers as the cost of microcomputers decreases.

At the moment, it is not cost effective to construct minicomputers or large computers from microcomputer chips. The problem with minicomputers is software. Data General and Digital Equipment Corporation have an important advantage over Intel, Texas Instruments, and National Semiconductor in the amount of sophisticated software available for the popular PDP 8, PDP 11, and NOVA minicomputers. We believe that this advantage will not last for more than several years. Versions of BASIC are already available for 8080 microcomputers, and an APL package is currently being developed. The minicomputer manufacturers have responded by developing microcomputers that have software compatibility with the minicomputers. The best of these is probably the new NOVA microcomputer. We will see a merging of minicomputer and microcomputer technology.

At the higher end of the computer spectrum, microcomputers are not currently being used to replace large number-crunching computers of the PDP 10, IBM 360, and IBM 370 class. However, one California company has proposed the use of 256 8080A microcomputers arranged in the form of a "hypercube." According to them, such a computer would rival or exceed large computers in number-crunching capability. It is quite possible that future computer generations will take advantage of distributed computer architecture. Again, the problem is software development.

Table 61-1 depicts the spectrum of computer equipment complexity, from simple hard-wired logic systems to high-performance data processing equipment. Costs are declining across the board. Every five years, the cost for an equivalent amount of computing capability decreases approximately ten-fold.

#### COMPUTER HIERARCHIES

A *hierarchy* is a series of items classified according to rank or order.<sup>2</sup> Microcomputers will control the behavior of individual machines or instruments. Minicomputers will collect data from groups of microcomputers and compare such data to more complex mathematical models, such as the model of a process that is being controlled by ten microcomputers. Larger computers might periodically interrogate minicomputers for the status of entire processes, and might format the received information in a manner that is easy to understand by production supervisors. In Figure 16-2, we depict a hierarchy consisting of seven 8080-based microcomputers and a single minicomputer. Communication between the microcomputers and minicomputer most likely will be serial.





Figure 16-2. An example of a computer hierarchy. The individual instruments A through G are controlled by built-in 8080 microprocessors. These microprocessors also communicate back and forth with the minicomputer, which monitors the operation of the entire system.

## A TYPICAL 8080 MICROCOMPUTER

A typical microcomputer constructed from an 8080A microprocessor chip is shown below:



*Courtesy of Intel Corporation,  
Santa Clara, California*

Several definitions are in order.

- bus* A path over which digital information is transferred, from any of several sources to any of several destinations. Only one transfer of information can take place at any one time. While such transfer of information is taking place, all other sources that are tied to the bus must be disabled.
- bidirectional data bus* A data bus in which digital information can be transferred in either direction. With reference to an 8080A-based microcomputer, the bidirectional data path by which data is transferred between the CPU, memory, and input-output devices.
- address bus* A unidirectional bus over which digital information appears to identify either a particular memory location or a particular I/O device. The 8080A address bus is a group of sixteen lines.
- address* A group of bits that identify a specific memory location or I/O device. An 8080A microcomputer uses sixteen bits to identify a specific memory location and eight bits to identify an I/O device.
- control* Those parts of a computer which carry out instructions in proper sequence, interpret instructions, and apply proper signals.<sup>14</sup>
- control bus* A set of signals that regulate the operation of a microcomputer system, including I/O devices and memory. They function much like "traffic" signals or commands. They may also originate in the I/O devices, generally to transfer to or receive signals from the CPU. According to the Intel Corporation literature, a control bus is a unidirectional set of signals that indicate the type of activity—memory read, memory write, I/O read, I/O write, or interrupt acknowledge—in current process.

<i>I/O</i>	Abbreviation for input-output.
<i>I/O device</i>	Input/output device. A card reader, magnetic tape unit, printer, or similar device that transmits data to or receives data from a computer or secondary storage device. <sup>2</sup> In a more general sense, any digital device, including a single integrated circuit chip, that transmits data to or receives data or strobe pulses from a computer.
<i>CPU</i>	Abbreviation for central processing unit.
<i>central processing unit (large computer)</i>	Also called central processor. Part of a computer system which contains the main storage, arithmetic unit, and special register groups. Performs arithmetic operations, controls instruction processing, and provides timing signals and other housekeeping operations.
<i>central processing unit (microprocessor)</i>	A single integrated circuit chip that performs data transfer, control, input-output, arithmetic, and logical operations by executing instructions obtained from memory.
<i>memory</i>	Any device that can store logic 0 and logic 1 bits in such a manner that a single bit or group of bits can be accessed and retrieved.

A typical microcomputer constructed from an 8080A chip possesses all of the minimum requirements for a digital computer:

- o It is programmable, with the data and program instructions capable of being arranged in any sequence desired.
- o It is digital.
- o It is clocked (in most microcomputers, the internal operations in the CPU chip proceed synchronously).
- o It contains an arithmetic/logic unit, located within the CPU chip, that performs arithmetic and logic operations.
- o It can exchange data with memory or I/O devices.
- o It contains "fast" memory; speed is an important requirement for a functional digital computer.

#### ADDRESS BUS

The Intel 8080A microprocessor chip contains a 16-bit address bus that is used for the identification of specific memory locations or specific I/O devices. It is a unidirectional bus, which means that address information can only be output from the 8080A chip. When addressing memory,  $2^{16} = 65,536$  different memory locations can be accessed. We say that the 8080A is a "64K" device, where the "K" is an abbreviation for kilobyte, or 1024 bytes.

The Intel 8080A address bus is also used to supply the 8-bit device code for input and output devices. When addressing input-output devices, the address bus assumes a new identity, i.e., it is subdivided into two identical 8-bit device code bytes, either of which you can use when wiring an interface circuit to I/O devices. When addressing I/O devices using the IN or OUT microcomputer instructions, you can address  $2^8 = 256$  different input devices and  $2^8 = 256$  different output devices.

Whenever you encounter the term, *bus*, you should be alert for the possibility that different types of information appear on the bus lines at different times. In the case of the 8080A address bus, this is certainly true. Most of the time, the information that appears on the address bus is the address of a specific memory location. Occasionally, the information that appears on the address bus is a device code. The microcomputer knows when the bus is being used to access memory and when it is being used to identify I/O devices: *it provides the appropriate control pulse that informs you what it is doing!* We shall discuss these control pulses in a section below.

#### BIDIRECTIONAL DATA BUS

The Intel 8080A microprocessor chip contains an 8-bit bidirectional data bus that permits eight bits of data, known as a *byte*, to be transferred between the 8080A chip and memory or I/O devices. Different types of information appear on the data bus lines at different times. Much of the time, the data that appears is an instruction byte from memory. At other times, the data that appears on the data bus is one of the following:

- o A data byte that is being input from an input device.
- o A data byte that is being output to an output device.
- o A data byte that is being written into or read from memory.
- o Control status bits used to derive some of the control bus signals.
- o A HI or LO address byte that is being stored in an area of memory called the *stack*.
- o A HI or LO address byte that is being retrieved from the stack.
- o An instruction byte that is being jammed by an I/O device during an interrupt.

How do you know when these different types of data transfers are occurring? The microcomputer tells you, *by providing the appropriate control or status pulses that inform you of the type of activity in current progress.* It should be clear now that an understanding of the control bus is essential to the understanding of the behavior of the 8080A microcomputer. Such a statement is true for any type of digital computer that you encounter.

#### CONTROL BUS

Although called a control bus, the set of signals in question do not actually

comprise a bus since different types of information do not appear on the individual signal lines at different times. Each signal line is uni-directional and uni-functional. With this caveat, we shall continue to call the set of control signals associated with the 8080A chip a control bus; the term is too widely used in the microcomputer literature for us to suggest any reasonable alternative.

The five basic types of activities in which the 8080A microprocessor chip engages are the following:

1. Memory Read
2. Memory Write
3. I/O Read
4. I/O Write
5. Interrupt/Interrupt Acknowledge

Some useful definitions include the following:

*read* To transmit data from a specific memory location to some other digital device. A synonym for *retrieve*.

*write* To transmit data from some other digital device into a specific memory location. A synonym for *store*.

*interrupt* In a digital computer, a break in the normal execution of a computer program such that the program can be resumed from that point at a later time.

Five separate control signal lines are provided, one for each of the above activities. These lines have the following abbreviations:

1. Memory Read:  $\overline{\text{MEMR}}$
2. Memory Write:  $\overline{\text{MEMW}}$
3. I/O Read:  $\overline{\text{I/O R}}$  or  $\overline{\text{IN}}$
4. I/O Write:  $\overline{\text{I/O W}}$  or  $\overline{\text{OUT}}$
5. Interrupt Acknowledge:  $\overline{\text{INTA}}$  or  $\overline{\text{I ACK}}$

Observe that in all cases the signal is a negative clock pulse,



The pulse width depends on the speed of the 8080A-based microcomputer; for the Dyna-Micro microcomputer, which is clocked at 750 kHz, the pulse width is 1.333  $\mu\text{s}$ .

The uniqueness of each of the control signals can be seen with the aid of the truth table given on the following page. These control signals are available on the SK-10 bus socket on the Dyna-Micro printed circuit board (Figure 16-3). You will use them, specially  $\overline{\text{IN}}$  and  $\overline{\text{OUT}}$ , to gate the transfer of data between digital integrated circuit chips (wired on the breadboard) and the CPU of the 8080A-based microcomputer.

$\overline{\text{MEMR}}$	$\overline{\text{MEMW}}$	$\overline{\text{IN}}$	$\overline{\text{OUT}}$	$\overline{\text{IACK}}$	Operation
0	1	1	1	1	Read byte from memory
1	0	1	1	1	Write byte into memory
1	1	0	1	1	Read byte from I/O device
1	1	1	0	1	Write byte into I/O device
1	1	1	1	0	Strobe byte into instruction register during an interrupt, interrupt acknowledge




Figure 16-3. Signals available on the Dyna-Micro microcomputer bus socket as of the summer, 1976. A0 through A7 are the eight least significant bits on the address bus; D0 through D7 are the bidirectional data bus; INTE is the interrupt enable flip-flop output; INT is the interrupt request input; and MEMR, MEMW, IN, OUT, and IACK are output control signals. RDYIN and WAIT are used with the single-step circuit described in Unit Number 11, Experiment No. 5.

## WHAT IS INTERFACING?

*Interfacing* can be defined as the joining of members of a group (such as people, instruments, etc.) in such a way that they are able to function in a compatible and coordinated fashion.<sup>17</sup> By "compatible and coordinated fashion," we usually mean synchronized. Some important definitions include the following:

<i>synchronous</i>	In step or in phase, as applied to two devices or machines. A term applied to a computer, in which the performance of a sequence of operations is controlled by clock signals or pulses. At the same time.
<i>synchronous computer</i>	A digital computer in which all ordinary operations are controlled by a master clock.
<i>synchronous operation</i>	Operation of a system under the control of clock pulses.
<i>synchronous logic</i>	The type of digital logic used in a system in which logical operations take place in synchronism with clock pulses.
<i>sync</i>	Short for synchronous, synchronization, synchronizing, etc.
<i>to synchronize</i>	To lock one element of a system into step with another.
<i>synchronization pulses</i>	Pulses originated by the transmitting equipment and introduced into the receiving equipment to keep the equipment at both locations operating in step.
<i>synchronous inputs</i>	Those inputs of a flip-flop that do not control the output directly, as do those of a gate, but only when the clock permits and commands.

The above definitions have been obtained from reference 2. We can thus define *computer interfacing* as

<i>computer interfacing</i>	The synchronization of digital data transmission between a computer and external devices, including memory and I/O devices.
-----------------------------	---

Although the details of computer interfacing vary with the type of computer employed, the general principles of interfacing apply to a wide variety of computers. For the 8080A microcomputer, the basic objectives of interfacing are summarized in Figure 16-4. If you desire to interface the microcomputer, your object is to:

- o Synchronize the transfer of 8 bits of data between the microcomputer and each output device.
- o Synchronize the transfer of 8 bits of data between each input device and the microcomputer.
- o Generate the appropriate input and output data transfer synchronization pulses, which are called *device select pulses*. For an 8080A-based microcomputer, you can generate 256 different input synchronization pulses and 256 different output synchronization pulses.
- o Service interrupt signals that enter the microcomputer from external I/O devices.



- o Program the microcomputer to perform all input-output and interrupt servicing operations.





Figure 16-4. The four principle tasks of interfacing: input, output, device select pulse generation, and interrupt servicing.

A better way of viewing three of the four tasks of interfacing is given in the diagram below:



The transfer of 8 bits of data between the CPU and an I/O device occurs over the 8-bit bidirectional data bus. The specific I/O device that is involved in the

data transfer is selected via the use of 8 bits on the address bus. The precise timing of the data transfer is determined by the presence of an IN or OUT pulse on the control bus. Therefore, during the transfer of data between the CPU and an I/O device, *all three busses participate!*

There is much more to say about computer interfacing, but we will save it for subsequent units.

#### WHAT IS AN I/O DEVICE?

Two useful definitions include:

<i>input-output,</i>	General term for the equipment used to communicate with a
<i>input/output, I/O</i>	computer and the data involved in the communication.
<i>I/O device</i>	Any digital device, including a single integrated circuit chip, that transmits data to or receives data or strobe pulses from a computer.

The traditional view of an I/O device is that it is somewhat large or complex. Card readers, magnetic tape units, CRT displays, and teletypes fit such a description. However, a single integrated circuit chip, such as a latch, three-state buffer, shift register, counter, or small memory, can be considered to be an I/O device as well. If it is digital, it usually can be an I/O device.

We have indicated previously that you must synchronize the transfer of data between a computer and an I/O device, and that this synchronization is accomplished with the aid of pulses called *device select pulses*. An important point is that several device select pulses may be required for a single I/O device. For example, the 74198 shift register has a pair of control inputs that determine whether the register shifts left, shifts right, or parallel loads eight bits of data. The chip also contains clock and clear inputs. Thus, a single 74198 chip may require three or four unique device select pulses. The fact that you can generate 256 different input device select pulses and 256 different output device select pulses does not mean that you can address 512 different "devices." A more reasonable number is of the order of 50 to 100 devices. Rarely will you require so many device select pulses. If you do, there are other tricks that you can use to generate still more such pulses.

In the following Unit, you will learn how to generate device select pulses. Also provided is a discussion of the various uses for device select pulses.

## REVIEW

The following questions will help you review a few of the important concepts of microcomputer interfacing.

1. Which of the following constitute hardware and which constitute software?
  - a. cross-assembler
  - b. editor
  - c. integrated circuit chip
  - d. wire
  - e. printed circuit board
  - f. capacitors and resistors
  - g. FORTRAN program
  - h. turbo-alternating grundle flusher
  - i. thermistor (temperature transducer)
2. What are the three important busses in a microcomputer?
3. Why is it useful for the data bus to be bidirectional?
4. List five important control signal lines in an 8080A-based microcomputer.

## ANSWERS

1. a. software  
b. software  
c. hardware  
d. hardware  
e. hardware  
f. hardware  
g. software  
h. hardware, whatever it is  
i. hardware
2. The bidirectional data bus, the control bus, and the address bus
3. For an 8-bit microprocessor chip, it reduces the number of pins required by eight. For a 16-bit microprocessor chip, it reduces the number of pins required by sixteen.
4.  $\overline{OUT}$ ,  $\overline{IN}$ ,  $\overline{MEMR}$ ,  $\overline{MEMW}$ , and  $\overline{IACK}$

16-22

## UNIT NUMBER 17

## DEVICE SELECT PULSES

## INTRODUCTION

This unit will teach you how to generate input and output device select pulses, which are the microcomputer-generated synchronizing signals between the microcomputer and external I/O devices, which could be simple integrated circuit chips. The most useful circuit is one that is based upon the 74154 decoder chip; sixteen different device select pulses can be generated.

## OBJECTIVES

At the completion of this unit, you will be able to do the following:

- o Define device select pulse.
- o Explain what is meant by the statement, "the substitution of software for hardware."
- o List several different uses for device select pulses.
- o Give one or two schematic diagrams of circuits that can be used to generate device select pulses.
- o Define state and machine cycle.
- o List how many machine cycles exist for some typical 8080A instructions.
- o Wire a circuit that will permit you to single step the Dyna-Micro microcomputer.

## WHAT IS A DEVICE SELECT PULSE?

A *device select pulse* is a synchronization pulse generated by a digital computer to synchronize the transfer of data between the computer and an input-output device. Associate the term, device select pulse, with the terms, *to enable*, *to strobe*, *to gate*, *to disable*, *to inhibit*, and *to clock*. Basically, a device select pulse is a strobe pulse that strobes some operation in a digital circuit or chip. It can be either a gate pulse—a pulse that enables a gate circuit to pass a digital signal—or a clock pulse in a clocked logic system.

## THE SUBSTITUTION OF SOFTWARE FOR HARDWARE:


## USES FOR DEVICE SELECT PULSES

Device select pulses are easy to generate and are inexpensive. In a typical application, a 74L154 decoder chip is used. At a cost of \$1.25 per chip, it will cost you approximately 8¢ for each device select pulse that you generate, in quantities of sixteen.

In interfacing a microcomputer, your object is to minimize the number of external chips required, assuming that you are constructing thousands of units rather than a one-of-a-kind unit. One way of minimizing external chips is by performing as much of the digital logic within the microcomputer rather than external to it. We call this process *the substitution of software for hardware*. Remember this theme: software vs hardware. There exists a tradeoff between the two, but your main objective in using microcomputers is to substitute microcomputer programs for electronic and mechanical hardware devices. Since many I/O devices are slow by microcomputer standards, you will be very successful in many applications that incorporate such devices. However, occasionally you will encounter a situation where the speed of the microcomputer is not fast enough. It takes time to execute each instruction in a microcomputer program. If the program is too long, too much time will be consumed and you may not be able to accomplish a specific task.

To demonstrate the substitution of software for hardware, we would like to discuss several different uses for device select pulses. In each example presented, please keep in mind that there exists an accompanying microcomputer program that times the generation of the device select pulses.

It is easy to write a program that generates a single device select pulse, such as the negative pulse,  $\overline{\text{OUT 0}}$ , shown below,




For the MMD-1 microcomputer, the pulse width is 1.333  $\mu\text{s}$ . In a subsequent unit, you will learn how to write various types of time delay loops that repeatedly execute a small group of microcomputer instructions. By writing such a program, you will be able to generate a series of device select pulses,

as shown for  $\overline{\text{OUT 1}}$ ,



The duration between successive pulses is determined by a programmed *software time delay loop*.

With a pair of device select pulses and a single preset-clear flip-flop such as the 7474, you can write a time delay loop program that generates a single clock pulse at the output of the latch,



By adding a second time delay loop to your program, you can generate a series of clock pulse with a known duty cycle that is specified by the program,




With these last two circuits, you have substituted software for either a monostable multivibrator or an astable multivibrator such as the 555 IC timer wired as an oscillator. You have already used a number of different Outboards, such as the pulser Outboard and the clock Outboard. With your ability to substitute software for hardware, you are now able to replace such Outboards with a 7474 chip (which contains two flip-flops) and appropriate programs in the microcomputer.

In complex digital printed circuit boards, you frequently encounter flip-flops and gates that are used to provide pulses or logic states at certain points within the circuit at certain instants of time. With the microcomputer, it is relatively easy



to accomplish tasks of this type. You can also use a single bit, D0, on the bidirectional data bus and a device select pulse, OUT 006, to latch the bit and thus control the logic state at a particular point in an external digital circuit,



A much more efficient interface circuit is based around an 8-bit latch and single device select pulse,



With device select pulse OUT 007 and an 8212, it is possible to latch all eight bits on the bidirectional data bus and use such bits as individual control lines at various points in a digital circuit. In the next unit, you will learn how to wire such a latch circuit.

You will not be able to substitute software for certain types of chips, such as latches and three-state buffers. Nevertheless, as long as speed is not your requirement, you can use software to substitute for most of the important functions of MSI and many LSI integrated circuit chips. This point is made quite well with the PACE microcomputer in the manual, "Logic Designers Guide to Programmed Equivalents to TTL Functions," which is available from National Semiconductor Corporation for \$5.00. All the PACE programs can be converted to operation on an 8-bit microcomputer such as the 8080A or Motorola 6800. The *hardware* for which they have provided equivalent microcomputer software include the following:

- o 7408 quad 2-input AND gate
- o 7409 quad 2-input AND gate with open collector outputs wired together
- o 7411 triple 3-input AND gate
- o 74H21 dual 4-input AND gate
- o 7432 quad 2-input OR gate
- o 7486 quad 2-input Exclusive-OR gate
- o 7483 4-bit binary full adder
- o 74121 and 555 monostable multivibrators (time delays greater than 10  $\mu$ s)
- o 74150 16-line-to-1-line data selector/multiplexer
- o 74151 8-line-to-1-line data selector/multiplexer

- o 74154 4-line-to-16-line decoder/demultiplexer
- o DM8220 9-bit parity generator/checker
- o 7485 4-bit magnitude comparator
- o 74160 to 74163 synchronous 4-bit counters, BCD and Binary
- o 74185 binary-to-BCD converter
- o 74184 BCD-to-binary converter
- o 74190 up/down BCD counter
- o 74191 up/down binary counter

They have also provided software equivalents for the following types of digital systems, each of which consists of a number of 7400-series integrated circuit chips:

- o digital servo (74193, 7485, and various gates)
- o digital tachometer (74163, 7485, 74123, 7475, 7400, and 7404)
- o modulo-N-divider (74163, 7485, and 7402)
- o real-time clock and interval timer (modulo-N-divider, 74160, 7404, and 7400)
- o pseudo-random number generation (74C14)
- o state sequencer (DM8551, 7473, and numerous gates)

Although it is possible to treat a microcomputer as a minicomputer or use it as a super programmable calculator, the dominant use of microcomputers will be in digital systems in which software is substituted for much of the hardware originally present. If you learn how to substitute software for hardware, you will have learned one of the most important aspects of microcomputer applications.

#### USE OF DEVICE SELECT PULSES TO STROBE INTEGRATED CIRCUIT CHIPS

An important application for microcomputers is to strobe the operation of individual integrated circuit chips in instruments and electronic devices. For example, such pulses can,

- o Clear counters, shift registers, flip-flops, and latches.
- o Load counters, shift registers, and latches.
- o Enable multiplexers, demultiplexers, decoders, data selectors, counters, shift registers, memories, priority encoders, UARTs, and a variety of other chips.
- o Inhibit clock inputs to counters and shift registers.
- o Set, clear, toggle, and clock flip-flops.
- o Select shift left, shift right, load, and inhibit functions in shift registers.

By using device select pulses to control the operation of individual integrated circuit chips, you are substituting software for hardware.

You are already familiar with a number of integrated circuit chips in the MSI category. Some of them require strobing or enabling in order to perform their digital function. Thus:

7490 decade counter:	Logic 1 at pins 2 and 3 clears counter Logic 1 at pins 6 and 7 sets counter to 9 Clock input is at pin 14
7493 binary counter:	Logic 1 at pins 2 and 3 clears counter Clock input is at pin 14
7442 decoder:	Logic 0 at pin 12 enables octal decoder operation
74154 decoder:	Logic 0 at pins 18 and 19 enables decoder
7474 flip-flop:	Logic 0 at pin 1 clears first flip-flop Logic 0 at pin 4 sets first flip-flop D input to first flip-flop is at pin 2 Clock input to first flip-flop is at pin 3
7475 latch:	Logic 1 at pin 4 enables first two latches Logic 1 at pin 13 enables second two latches

In microcomputer systems, the 7442 and 74154 decoders are used to help in the generation of device select pulses. However, they can also be used as general decoders that are enabled by such pulses.

#### GENERATING DEVICE SELECT PULSES

To generate a device select pulse, you require two types of information from the 8080A microcomputer:

1. The 8-bit identification code, called a *device code*, of the I/O device.
2. A single-bit synchronization pulse, either  $\overline{\text{IN}}$  or  $\overline{\text{OUT}}$ , that synchronizes the decoding of the device code.

The origin of both types of information is in software, i.e., the IN and OUT instructions that you encountered in the early modules in this Bugbook. These instructions include the 8-bit device code and cause the microcomputer to generate the appropriate IN or OUT synchronization pulse. The location of the IN and OUT instructions in the program determine the specific instant when the device select pulses are generated.

In other words, during the generation of a device select pulse, both the address bus and the control bus are active. As shown in Figure 17-1, the 8-bit device code is obtained from the 16-bit address bus, and the two synchronization pulses,  $\overline{\text{IN}}$  and  $\overline{\text{OUT}}$ , from the control bus. In the 8080A microcomputer, the 16-bit address bus is subdivided into two 8-bit device codes. For the Intel 8080A chip, both codes are identical during the execution of the third IN or OUT machine cycle.

What do you do with the 8-bit address bus and synchronization pulses? You might wire them to a 74154 4-line-to-16-line decoder, as shown in Figure 17-2. With a single 74154 decoder, you use only four of the eight address bus bits and either  $\overline{\text{IN}}$  or  $\overline{\text{OUT}}$ . A more ambitious device select pulse decoding circuit is shown in Figure 17-3. All eight address bits are used, and seventeen 74154 decoders provide you with the opportunity to generate 256 unique pulses. To generate all 512 input and output device select pulses, two circuits of the type shown in Figure 17-3 would be required. This is rarely done in actual interfacing applications.




Figure 17-1. To generate a group of device select pulses, you require eight bits from the address bus and two synchronization pulses, IN and OUT, from the control bus.




Figure 17-2. To generate sixteen different device select pulses, you need four bits from the address bus and either the IN or OUT synchronization pulse, for input and output devices, respectively.




Figure 17-3. Circuit for generating 256 different device select pulses.

It is not likely that you will need to generate 512 different device select pulses. A more limited decoding circuit that is based upon Figures 17-2 and 17-3 is shown in Figure 17-4 below:




Figure 17-4. One possible decoding circuit for generating sixteen absolute decoded device select pulses.

The circuit includes an *absolute decoding* of the complete 8-bit device select address byte, i.e., all eight bits, not just four. This is not a widely used circuit and is mentioned for illustration only. It may be more useful to use one of the 74154 chips for input device select pulses, and the other one for output pulses.

The preceding circuits are ones that we use to generate device select pulses. However, there exist alternative schemes to decode the address and control buses, and we would like to illustrate them. In Figure 17-5, we use a pair of 74154 decoders, and thus absolutely decode the 8-bit address bus byte. Each device select pulse that we generate requires a separate 7402 (or 7432) gate, as shown in Figure 17-6. This circuit is useful only if the device select pulses in your system are scattered randomly in the range, 000 to 377<sub>8</sub> and all functions are centrally located. Only two 74154 decoder chips and four 7402 2-input NOR gate chips--which contain a total of




Figure 17-5. Absolute decoding scheme for device select pulses that requires a 7402 or 7432 gate for each device select pulse desired.




Figure 17-6. Circuit that demonstrates how 2-input NOR gates are employed to generate individual device select pulses.

sixteen NOR gates--are required to obtain sixteen different device select pulses. If the device codes are sequential, then this circuit is not preferred.

A related decoding technique is shown in Figure 17-7. Rather than connect the IN or OUT control signals to a decoder, instead you connect them to individual 7402 (or 7432) gates. Such a decoding scheme is used in the Dyna-Micro microcomputer (Figure 17-7). Four address bus bits are connected to a 74L42 decoder, the output channels of which are then gated with 7402 2-input NOR gates to provide the necessary device select pulses for the 7475 latches on the microcomputer board. Note in Figure 17-7 that address bus bits A3 through A7 are wired to 74LS05 inverters, the outputs of which are all connected together and then tied to the



D input of the 74L42 decoder. The D input must always be at logic 0 if device select pulses are to be generated. The technique employed here is the *open collector* bussing technique of tying the outputs of special open collector integrated circuit chips to a common bus line. We have essentially constructed a five-input OR gate, which enables the 74L42 decoder. We shall discuss this later.

The circuit of Figure 17-8 demonstrates how you can use device select pulses to control AC power. Optically-isolated solid state relays permit you to use digital signals to turn on and off AC loads operating at either 115 Volts or even 220 Volts. Relays can be obtained that will switch 10 amperes at these voltage levels, and they cost only \$15 in quantities of one. This subject has been discussed in greater detail in Bugbook III, Unit Number 5.

Note that the device codes correspond to the 8-bit ASCII codes for the characters "P" and "Q" , in which the parity bit is at logic 1.





Figure 17-8. Solid state relay circuit that employs a pair of 7430 8-input NAND gates to absolutely decode two output device select pulses.

A final decoding circuit consists of a pair of 7485 comparator chips, the pin configuration and truth table for which are given below:



We are providing information for both the high-power (7485, 74885) and low-power (74L85) chips since they have different pin configurations and truth tables. You may wish to minimize fan-in through the use of the 74L85 chip.

As can be seen in Figure 17-9, the only condition that you use is  $A = B$ . If the address bus byte A is equal to the byte B that you set at the B inputs to the 7485, you will obtain a logic 1 at the  $A = B$  output from the 7485 chip at the top right. You invert this signal and then gate it with the OUT control signal to obtain desired device select pulse.




Figure 17-9. Decoding circuit using a pair of 7485 4-bit comparator chips. This circuit produces an absolutely decode single device select pulse. However, you can change the device code simply by altering the 8-bit B input to the comparators. In this case, the B input corresponds to 11000110, or 306 in octal code.

#### I/O INSTRUCTIONS

There are only two 8080A input/output instructions:

- 323 <B2> OUT Place the 8-bit device code on the address bus, the accumulator contents on the bidirectional data bus, and generate an OUT control signal. The contents of the accumulator remain unchanged.
- 333 <B2> IN Place the 8-bit device code on the address bus, permit data on the bidirectional data bus to be input into the accumulator, and generate an IN control signal.

The second byte of each instruction is the 8-bit device code. You use the control signal and the information on the address bus to generate the required device select pulse. A more succinct way of stating the two above instructions is:

- 323 <B2> OUT Output the accumulator contents to the output device selected by the device code in the second byte.
- 333 <B2> IN Input into the accumulator the contents of the input device selected by the device code in the second byte.

Although device select pulses are frequently used to transfer information between the accumulator and an I/O device, they also are used to strobe the operation of I/O devices under conditions where data transfer to or from the accumulator does not occur.

#### THE FETCH, INPUT, AND OUTPUT MACHINE CYCLES

Having described several circuits that you can use to generate device select pulses, we will shortly provide you with several programming examples that illustrate the behavior of the IN and OUT instructions, both of which are two-byte instructions. If you execute either the IN or OUT instruction in the single-step mode and monitor the contents of the 8-bit data bus, you will observe something unusual: *a third byte appears that does not correspond to a byte present at that point in your program.* What is this extra byte? It is the 8-bit byte being transferred to or from the 8080A's accumulator register during an IN or OUT instruction cycle. It is during the execution of this third machine cycle that:

- o Either an  $\overline{\text{IN}}$  or  $\overline{\text{OUT}}$  pulse is generated on the control bus.
- o The device code appears on the 16-bit address bus as two identical 8-bit bytes.
- o The external bidirectional data bus and the internal data bus within the microprocessor chip are to permit direct data communication between the accumulator and the I/O device, whether input or output.

When you single step through an 8080A microcomputer program, you single step through *machine cycles* rather than instruction bytes. Without going into great detail, we can define machine cycle as follows:

*machine cycle*      A subdivision of an instruction cycle during which time a related group of actions occur within the microprocessor chip. All instructions are combinations of one or more machine cycles.

As an example of a machine cycle, there is the *FETCH machine cycle*, during which the instruction code is fetched from the memory location addressed by the program counter. Simple arithmetic and logical operations involving the 8080A's internal registers are also performed during the *FETCH* cycle.

The output instruction, OUT, consists of two *FETCH machine cycles* in sequence, *i.e.*, the instruction code and then the device code, followed by an *OUTPUT machine cycle*--the third step that you observe when you execute an OUT instruction--during which the contents of the accumulator are made available on the bidirectional data bus. The output device code appears as two identical 8-bit device code bytes on the address bus and an  $\overline{\text{OUT}}$  pulse is generated. The IN instruction consists of two *FETCH machine cycles* in sequence, *i.e.*, the instruction code and then the device code, followed by an *INPUT machine cycle*--the third step that you observe when you execute an IN instruction--during which the input buffer/latch within the 8080A chip is enabled to permit input data on the bidirectional data bus to be transferred to the accumulator. Two identical 8-bit device code bytes appear on the address bus, and an  $\overline{\text{IN}}$  pulse is generated.

## FIRST PROGRAM

Let us first consider the program given in Experiment No. 5 in Unit Number 11:

LO memory address	Instruction byte	Mnemonic	Description
000	074	INR A	Increment contents of accumulator by 1
001	323	OUT	Output accumulator contents to device given in following byte
002	002	002	Device code for port 2
003	303	JMP	Unconditional jump to the memory address given by the following two bytes
004	000	-	LO address byte
005	003	-	HI address byte

If you would execute this program using the single-step circuit, you would observe the following bytes, in succession, on the bidirectional data bus:

Address bus byte	Data bus byte	Comments
000	074	FETCH machine cycle for INR A instruction code.
001	323	FETCH machine cycle for OUT instruction code.
002	002	FETCH machine cycle for device code for port 2.
002*	<i>accumulator contents</i>	OUTPUT machine cycle, during which the accumulator contents is made available on the bidirectional data bus and the device code appears on the address bus. An OUT pulse is also generated during this machine cycle.
003	303	FETCH machine cycle for JMP instruction code.
004	000	FETCH machine cycle for LO address byte.
005	003	FETCH machine cycle for HI address byte.

You observe such information on the data bus because (a) all instruction bytes move over the data bus from the memory to the instruction register within the 8080A chip, and (b) the contents of the accumulator is output on the data bus during the third machine cycle of the OUT instruction.

The program increments the contents of the accumulator during each loop. Also, it outputs that contents to port 2 during each pass through the loop. You observe this at an 8-bit port that increments from 00000000<sub>2</sub> to 11111111<sub>2</sub> and then repeats the counting sequence.

\* NOTE: This is the I/O device address that appears at bits A0 through A7 on the address bus.

## SECOND PROGRAM

With the second program, you actually modify the device code in the OUT instruction:

LO memory address	Instruction byte	Mnemonic	Description
314	074	INR A	Increment contents of accumulator by 1
315	323	OUT	Output accumulator contents to device given by the device code stored at memory location HI = 003 and LO = 316
316	<B2>	<B2>	Device code for output device
317	041	LXI H	Load immediate two bytes into register pair H
320	316	<B2>	L register byte
321	003	<B3>	H register byte
322	064	INR M	Increment the contents of the memory location pointed to by register pair H
323	303	JMP	Unconditional jump to the memory address given in the following two bytes
324	314	-	LO address byte
325	003	-	HI address byte

This program permits you to output the accumulator contents to 256 different devices in sequence, starting with the device given at HI = 003 and LO = 316. On every loop of the program, the device code at LO = 316 is incremented by one. This is not a very useful program, but it does demonstrate the fact that the device code is not inviolate within a program. With very few instructions, you can alter the device code and thus sequence through a series of devices. In practice, the device code of the output device of interest would probably be stored in a register, and a MOV instruction used to transfer the register contents to memory location M addressed by the register pair H.

Would you obtain a useful result if this program were in ROM, PROM, or EPROM? No, because then you would not be able to alter the contents of memory location LO = 316.

## INTRODUCTION TO THE EXPERIMENTS

The following experiments demonstrate how you can generate, and use, device select pulses. You will also wire a bus monitor and gain experience with the use of a single-step circuit.

Experiment No.	Comments
1	Demonstrates a bus monitor circuit based upon the TTL311 numeric indicator that permits you to monitor all data that passes over the bidirectional data bus.
2	Demonstrates a bus monitor circuit based upon the HP 5082-7300 numeric indicator that permits you to monitor all data that pass over the bidirectional data bus.
3	Demonstrates the use of a single-step circuit for the MMD-1 microcomputer. You will single step through the first thirty-eight machine cycles of the KEX program.
4	You count $\overline{IN}$ and $\overline{OUT}$ strobe pulses with the aid of a 7490 counter while the microcomputer is operating in the single-step mode. You also determine the bit pattern for the keyboard.
5	You construct, operate, and test an interface circuit that will permit you to generate sixteen different device select pulses.
6	Demonstrates how the decoded channels on the MMD-1 printed circuit board can be used to generate device select pulses.
7	Demonstrates the use of a device select pulse to clear a 7490 counter.
8	Demonstrates the use of a pair of 7485 comparator chips to generate a single absolutely decoded device select pulse.
9	Demonstrates the use of a 7430 8-input NAND gate to generate a single absolutely decoded device select pulse. Also demonstrates the use of two such pulses, a 7476 flip-flop, and a solid-state relay to turn on and off a fan motor.




## EXPERIMENT NO. 1

## PURPOSE


The purpose of this experiment is to wire a *bus monitor*, a three-digit octal display that monitors the data that appears on the bidirectional data bus.

## PIN CONFIGURATION OF NUMERIC INDICATOR



- PIN 1 LED SUPPLY VOLTAGE
- PIN 2 LATCH DATA INPUT B
- PIN 3 LATCH DATA INPUT A
- PIN 4 LEFT DECIMAL POINT CATHODE
- PIN 5 LATCH STROBE INPUT
- PIN 6 OMITTED
- PIN 7 COMMON GROUND
- PIN 8 BLANKING INPUT
- PIN 9 OMITTED
- PIN 10 RIGHT DECIMAL POINT CATHODE
- PIN 11 OMITTED
- PIN 12 LATCH DATA INPUT D
- PIN 13 LATCH DATA INPUT C
- PIN 14 LOGIC SUPPLY VOLTAGE,  $V_{CC}$

## SCHEMATIC DIAGRAM OF CIRCUIT



## STEP 1

Wire the circuit shown or use a LR-27 bus monitor Outboard. When you wire the above circuit, *as with any interface circuit in this Bugbook*, do so with the power to the microcomputer turned off!

## STEP 2

Connect the latch STROBE input to logic 0. This enables the displays so that

each numeric indicator display follows the inputs.

Apply power to the MMD-1 microcomputer. You should observe that most of the dots in the numeric indicators are lit. What you are observing is the wait loop in the Keyboard EXecutive EPROM being executed at a clock rate of 750 kHz. The only thing that you can learn from the fact that all of the numeric indicator dots are lit is that the microcomputer is executing a program.

### STEP 3

Now connect the STROBE input to the  $\overline{\text{OUT}}$  control signal line on the SK-10 bus socket. If you cannot find  $\overline{\text{OUT}}$ , please refer to Figure 16-3.

### STEP 4

Press the RESET key on the MMD-1 microcomputer. What three-octal-digit byte appears on the bus monitor? Write it in the space below.

What three-octal-digit byte appears at Port 2? Write it below.

Are they the same?

Yes.

### STEP 5


What is the significance of the information that appears on the bus monitor when the STB input is connected to  $\overline{\text{OUT}}$ ? If you are not certain how to answer this question, load some arbitrary octal values into read/write memory and observe what information appears on the bus monitor. Also examine your "program" and again observe the relationship between the byte on the bus monitor and the byte displayed at Port 2. What do you conclude?

We conclude that the information on the bus monitor (an output port for the microcomputer) and at Port 2 are identical. The two output ports give the contents of the memory location addressed by the 16-bit address given in Ports 0 and 1, or the byte to be loaded into memory, the L0 address register, or the HI register. The bus monitor makes it easier to enter and check a program.

*Save this circuit for all of the remaining experiments in this Bugbook. Experiment No. 2 is similar to this one, but employs a different numeric indicator, the HP 5082-7300.*

## APPENDIX TO EXPERIMENT NO. 1

A less expensive bus monitor circuit can be constructed from Port 1 on the MMD-1 microcomputer. Rather than three octal digits, the monitor consists of eight LEDs that continuously monitor the state of the bidirectional data bus, D0 through D7. To construct this bus monitor, place a switch in the ENABLE input line to the Port 1 7475 latch chips, as shown below,



When the switch is closed, 7475 chips IC24 and IC25 operate normally as Port 1. When the switch is opened, they operate as an 8-bit bus monitor.


It is likely that this modification will be incorporated in future models of the MMD-1 microcomputer.

## EXPERIMENT NO. 2


## PURPOSE

The purpose of this experiment is to wire a *bus monitor* using the HP 5082-7300 numeric indicator. This experiment is identical to Experiment No. 1.

## PIN CONFIGURATION OF NUMERIC INDICATOR



## SCHEMATIC DIAGRAM OF CIRCUIT



## STEP 1

Wire the circuit shown. We recommend that you do so with the power to the microcomputer turned off.

## STEP 2

Connect the latch STROBE input to logic 0. This enables the displays so that

17-24

each numeric indicator display follows the inputs.

Apply power to the MMD-1 microcomputer. You should observe that most of the dots in the numeric indicators are lit. What you are observing is the wait loop in the Keyboard EXECutive EPROM being executed at a clock rate of 750 kHz. The only thing that you can learn from the fact that all of the numeric indicator dots are lit is that the microcomputer is executing a program.

#### STEP 3

Now connect the STROBE input to the  $\overline{\text{OUT}}$  control signal line on the SK-10 bus socket. If you cannot find  $\overline{\text{OUT}}$ , please refer to Figure 16-3.

#### STEP 4

Press the RESET key on the MMD-1 microcomputer. What three-octal-digit byte appears on the bus monitor? Write it in the space below.

What three-octal-digit byte appears at Port 2? Write it below.

Are they the same?

Yes.

#### STEP 5

What is the significance of the information that appears on the bus monitor when the STB input is connected to  $\overline{\text{OUT}}$ ? If you are not certain how to answer this question, load some arbitrary octal values into read/write memory and observe what information appears on the bus monitor. Also examine your "program" and again observe the relationship between the byte on the bus monitor and the byte displayed at Port 2. What do you conclude?

We conclude that the information on the bus monitor (a microcomputer output port) and at Port 2 are identical. The two output ports give the contents of the memory location addressed by the 16-bit address given in Ports 0 and 1, or the byte to be loaded into memory, the LO address register, or the HI address register on the MMD-1. The bus monitor makes it easier to enter and check a program.


*Save either this circuit or the circuit in Experiment No. 1 for all of the remaining experiments in this Bugbook.*

## EXPERIMENT NO. 3


## PURPOSE

The purpose of this experiment is to construct a single-step circuit for the Dyna-Micro microcomputer.

## PIN CONFIGURATION OF INTEGRATED CIRCUIT CHIP




## SCHEMATIC DIAGRAM OF CIRCUIT



## STEP 1

Wire the circuit shown. Use the READY and WAIT locations on the SK-10 breadboarding socket. Note in the above diagram that the chips to the right of the dotted line are already wired on the printed circuit board as shown.

The specific SK-10 bus socket connections that you must make are shown below:



### STEP 2

Connect the latch enable input (STB) of the bus monitor to logic 0 (GND). This permits you to observe all information that appears on the bidirectional data bus. Place the single-step circuit in the single-step mode (pin 4 of the 7474 chip connected to logic 1). If you are using the single-step Outboard, set the logic switch to the position that corresponds to single-step operation.

Press the RESET key. You should observe a **303** on the bus monitor. *This is the first instruction byte in the KEX software routine.*

### STEP 3

Using the pulser, single step through the keyboard executive (KEX), which starts at memory location HI = 000 and LO = 000. Compare your observations with the sequence of bytes that we observed on the bus monitor, as given below. The purpose of this listing is to show you how the single step operation works. You may not understand every instruction below.

Memory address	Instruction byte	Mnemonic	Description
000 000	303	JMP	Unconditional jump to the memory address START given by the following two bytes
000 001	070	START	LO address byte of START
000 002	000	-	HI address byte of START
000 070	061	LXI SP	Load immediate two bytes into the stack pointer register
000 071	000	000	LO stack pointer byte

000 072	004	004	HI stack pointer byte
000 073	041	LXI H	Load immediate two bytes into register pair H
000 074	000	000	L register byte
000 075	003	003	H register byte
000 076	116	MOV C,M	Move contents of memory location M (which is pointed to by register pair H) to register C
003 000	XYZ	XYZ	<i>MEMORY READ machine cycle, in which the contents of memory location HI = 003 and LO = 000 are moved to register C. You observe this memory byte on the bus monitor. Your XYZ value is the value contained in the first read/write memory location on your MMD-1 microcomputer.</i>
000 077	174	MOV A,H	Move contents of register H to the accumulator
000 100	323	OUT	Output accumulator contents to the output port given in the following byte
000 101	001	001	Device code for output port 1
001 001	003	003	<i>OUTPUT machine cycle, during which the contents of the accumulator are output to port 1. The device code is output as two identical 001 bytes on the address bus for the Intel 8080A chip.</i>
000 102	175	MOV A,L	Move contents of register L to the accumulator
000 103	323	OUT	Output accumulator contents to the output port given in the following byte
000 104	000	000	Device code for output port 0
000 000	000	000	<i>OUTPUT machine cycle, during which the contents of the accumulator are output to port 0. The device code is output as two identical 000 bytes on the address bus.</i>
000 105	171	MOV A,C	Move contents of register C to the accumulator
000 106	323	OUT	Output accumulator contents to the output port given in the following byte
000 107	002	002	Device code for output port 2



17-28

002 002	XYZ	XYZ	OUTPUT machine cycle, during which the contents of the accumulator are output to port 2. This is the byte from read/write memory retrieved earlier. The device code is output as two identical 002 bytes on the address bus.
000 110	315	CALL	Call subroutine KBRD located at memory address given by the following two address bytes
000 111	315	KBRD	LO address byte of KBRD
000 112	000	-	HI address byte of KBRD
003 377	000	000	STACK WRITE machine cycle, during which the HI address byte in the program counter is moved to the stack in memory
003 376	113	113	STACK WRITE machine cycle, during which the LO address byte in the program counter is moved to the stack in memory
000 315	333	IN	Input byte into the accumulator from the input port given by the following device code
000 316	000	000	Device code for keyboard on MMD-1 micro-computer
000 000	160	160	INPUT machine cycle, during which a byte is input from the keyboard. The byte, 160, is input if you do not press any key. The device code is output as two identical 000 bytes on the address bus.
000 317	267	ORA A	OR contents of accumulator with itself
000 320	372	JM	Jump if accumulator contents are minus (D7 bits is logic 1) back to memory location given by the following two address bytes
000 321	315	315	LO address byte
000 322	000	000	HI address byte
000 323	315	CALL	Call subroutine TIMOUT located at memory address given by the following two address bytes
000 324	277	TIMOUT	LO address byte of TIMOUT, a 10 msec time delay subroutine
000 325	000	-	HI address byte of TIMOUT
.	.	.	
.	.	.	
.	.	.	

We will stop here as we enter the time delay subroutine. Clearly, the value of the single-step and bus monitor circuits is that they permit you to observe data being transferred between memory or I/O devices and the interior of the 8080A microprocessor chip, *i.e.*, you are able to observe machine cycles other than the FETCH cycle. This is particularly important when you check and test new programs.

#### STEP 4

Return the microcomputer to its full operating speed, 750 kHz.

Now load 377 into the HI register (port 1), the LO register (port 0), and the data register (port 2). All twenty-four lamp monitors should now be lit. Execute KEX in the single-step mode once again starting at HI = 000 and LO = 000. When does the HI register change from 377 to 003? You will have to single-step the program at least to the first OUT instruction. Why?

At the machine cycle that immediately follows the execution of the instruction byte at HI = 000 and LO = 101. The only time that this data is changed is during the execution of an OUT 001 instruction. These LEDs are not connected to the address bus. They are only used to represent the HI address byte.

#### STEP 5

Continue to single step through KEX. When does the LO register change from 377 to 000?

At the machine cycle that immediately follows the execution of the instruction byte at HI = 000 and LO = 104. The only time that this data is changed is during the execution of an OUT 000 instruction.

#### STEP 6

Continue to single step through KEX. When does the data register change from 377 to whatever is stored at memory location HI = 003 and LO = 000?

At the machine cycle that immediately follows the execution of the instruction byte at LO = 107. The only time that this data is changed is during the execution of an OUT 002 instruction.


*Save your bus monitor and single-step circuits and continue to the next experiment.*

## EXPERIMENT NO. 4

## PURPOSE


The purpose of this experiment is to count input and output strobe pulses,  $\overline{IN}$  and  $\overline{OUT}$ , with the aid of a 7490 counter while the microcomputer is single stepped.

## PIN CONFIGURATION OF INTEGRATED CIRCUIT CHIP



7490

## SCHEMATIC DIAGRAMS OF CIRCUITS



## PROGRAM

IO Address byte	Instruction byte	Mnemonic	Description
000	333	IN	Input byte into the accumulator from the keyboard
001	000	000	Device code for keyboard
002	323	OUT	Output contents of accumulator to output port in following byte

003	000	000	Device code for port 0
004	303	JMP	Unconditional jump to memory location given by the following two address bytes
005	000	-	LO address byte
006	003	-	HI address byte

## STEP 1

This program is an interesting one, since it demonstrates a number of important concepts associated with input and output instructions and the operation of the MMD-1 microcomputer.

## STEP 2

Before you wire the 7490 circuit, load the above program into memory and execute it at 750 kHz. What bit pattern do you observe at port 0?

We observed  $01110000_2$  at port 0.

## STEP 3

Now press the following keys in sequence: 0, 1, 2, 3, 4, 5, 6, and 7. Write the bit pattern that you observe at port 0 in the space below for each of these keys. What correlations do you observe between the key numbers and the bit pattern?

We observed the following:

Key	Bit pattern at port 0
0	11110000
1	11110001
2	11110010
3	11110011
4	11110100
5	11110101
6	11110110
7	11110111

Note that whenever you press a key, bit D7 becomes logic 1. For keys 0 through 7, the least significant three bits correspond to the octal equivalent of the key.

#### STEP 4

Press the remaining keys with the exception of RESET. Write the bit pattern that you observe in the space below.

We observed the following:

Key	Bit pattern at port 0
S	11111000
C	11111010
G	11111011
H	11111100
L	11111101
A	11111110
B	11111111

Again, whenever we pressed a key, bit D7 became logic 1. This is the bit that is used by KEX to determine whether or not a key is pressed. Refer to Experiment No. 2 in this unit and the instruction at L0 = 320. This is where KEX detects a key closure.

#### STEP 5

Wire the counter circuit and connect the  $\overline{\text{OUT}}$  output to the counter. With the microcomputer executing the program at the full clock rate, switch the logic switch (or wire) connected to the 7474's pin 4 input to the logic 1 state. The microcomputer is now in the single-step mode.

#### STEP 6

If you do not have a bus monitor, all that you will be able to do in this experiment is to count the  $\overline{\text{OUT}}$  control signal pulses. Single step through the program and observe that you obtain a single count for every nine times that the single-step pulser is pressed in and out. If the use of the pulser becomes tedious, substitute a clock Outboard that is operating at a frequency of approximately 0.3 to 1 Hz.

## STEP 7

Remove the wire connecting OUT to pin 14 of the 7490 counter. Connect IN to pin 14. IN is adjacent to OUT on the SK-10 breadboarding socket. Continue to execute the program in the single-step mode. You should observe a single count on the 7490 counter for every nine clock pulses applied to the single step circuit.

## STEP 8

If you have a bus monitor, connect the latch enable (STB) input to logic 0. Now single step through the program. You should observe the sequence of bytes given below. Even if you do not have a bus monitor, please study the following:

Memory address	Instruction byte	Mnemonic	Description
003 000	333	IN	Input byte into the accumulator from the keyboard
003 001	000	000	Device code for keyboard on MMD-1 micro-computer
000 000	180	180	<i>INPUT machine cycle, during which a byte is input from the keyboard. The byte, 180, is input if you do not press any key. The device code is output as two identical 000 bytes on the address bus.</i>
003 002	323	OUT	Output accumulator contents to the output port given in the following byte
003 003	000	000	Device code for port 0
000 000	180	180	<i>OUTPUT machine cycle, during which the contents of the accumulator are output to port 0. This is the byte that is input from the keyboard. The device code is output as two identical 000 bytes on the address bus.</i>
003 004	303	JMP	Unconditional jump to the memory location given by the following two bytes
003 005	000	000	LO address byte for the start of the program
003 006	003	003	HI address byte for the start of the program
.	.	.	
.	etc.	.	
.	.	.	

This program repeats itself every nine machine cycles. Why does a seven-byte program take nine steps to execute?

Each step is a "machine cycle," and the IN and OUT instructions require an additional machine cycle for proper execution. This extra machine cycle is preset within the 8080A chip and is characteristic of other types of instructions as well, including memory reference instructions, calls, returns, PUSH, and POP.

*Once source of difficulty in this experiment is that you must execute a program at 750 kHz initially before you enter the single step mode of operation. If you forget to do so, you will never leave the KEX program.*

#### STEP 9

Press key 7 and keep it pressed. If you have a bus monitor, what byte appears during the INPUT and OUTPUT machine cycles?

We observed the byte 36<sub>7</sub> during both the INPUT and OUTPUT machine cycles. This byte was also output to port 0. By being able to monitor information on the bidirectional data bus, we were able to observe data moving into the accumulator from the keyboard, and data moving out of the accumulator into the port 0 latch.


*Save the 7490 counter, single-step, and bus monitor circuits and continue to the following experiment.*

## EXPERIMENT NO. 5


## PURPOSE

The purpose of this experiment is to construct a decoder circuit based upon the 74154 decoder chip that can generate sixteen different output device select pulses.

## PIN CONFIGURATIONS OF INTEGRATED CIRCUIT CHIPS



## SCHEMATIC DIAGRAM OF CIRCUIT





## PROGRAM

LO address byte	Instruction byte	Mnemonic	Description
000	333	IN	Generate device select pulse for the input device given in the following byte
001	000	000	Device code for input device 000
002	323	OUT	Generate output device select pulse for the device given by the following byte
003	<B2>	<B2>	Device code for output device
004	303	JMP	Unconditional jump back to the beginning of this program, the address of which is given by the following two address bytes
005	000	-	LO address byte
006	003	-	HI address byte

## STEP 1

In the circuit shown, you can generate sixteen consecutive output device select pulses. Wire the circuit using a 74154 decoder chip.

If you have a three-digit octal bus monitor, you may wish to observe the contents of the bidirectional data bus as you execute the program in the single step mode. Wire the latch enable (STB) input on the bus monitor to logic 0.

## STEP 2

In the program, use device code 003 at LO = 003. Load the program into read/write memory. Be sure that the lamp monitor and pin 14 of the 7490 counter are connected to pin 4 of the 74154 decoder.

## STEP 3

Execute the program in the single step mode. Count how many  $\overline{\text{OUT}}$  control signal pulses occur every nine machine cycles, and write your answer in the space below.

You should observe one  $\overline{\text{OUT}}$  pulse every nine machine cycles.

## STEP 4

It is common to denote a device select pulse by the notation,  $\overline{DS\ xxx}$ , if it is a logic 0 (or negative) pulse and by DS xxx if it is a logic 1 (or positive) pulse. The letters, 'xxx', denote the three-digit octal device code. The bar on the top of a functional pulse code is the standard notation for a logic zero active level.

In the schematic diagram, there is a wire connection between the No. 3 output channel of the 74154 decoder and the 7490 counter. With the 8080A operating at full speed, test some of the other decoder outputs and determine if any other channel generates an output  $\overline{DS\ 003}$  pulse. Which channel is it?

Channel 3 at pin 4 on the integrated circuit chip should be the only one to cause the counter to count at a rapid rate. All others are non-functional for a device code of 003.

## STEP 5

Now change the instruction byte at LO = 003 to 017. At which output channel on the 74154 decoder do you observe the device select pulse? What would be the proper way to denote such a pulse, i.e., as DS xxx or  $\overline{DS\ xxx}$ ? What is 'xxx'?

We observed the device select pulse at channel 15<sub>10</sub> (pin 17). The proper way to denote this pulse is  $\overline{DS\ 017}$ .

## STEP 6

During the machine cycle when a device select pulse is generated, what is the logic state of lamp monitor A?

Lamp monitor A is logic 0 whenever an OUT instruction is executed. A machine cycle is a subdivision of an instruction cycle during which time a related group of actions occur within the microprocessor chip. *When you single step through a microcomputer program, you single step through machine cycles, not instructions.*

## STEP 7

At which machine cycle for the OUT instruction is a device select pulse generated, the first, second, or third machine cycle?

The third machine cycle. The first two machine cycles are fetch cycles, which input the operation code,  $\overline{325}$ , and the device code, <B2>, from the memory locations in which they are stored.

#### STEP 8

By varying the instruction byte at LO = 003, you can vary the 74154 decoder output channel at which a device select pulse appears. For the device code bytes given in the table below, at which 74154 output channel does the device select pulse appear. Remember, when you change the program, you must be executing the KEX monitor routine at 750 kHz.

Device code byte at LO = 003	74154 decoder output channel
000	0
001	1
002	2
003	3
010	
017	
020	
025	
050	
377	

We observed the following results for the last six device code bytes:

010	8
017	15
020	0
025	5
377	15

If you did not observe similar results, please repeat this step.

#### STEP 9

The 74154 decoder has only sixteen output channels, and you would initially expect that it could decode only the first sixteen output device codes: 000, 001, 002, 003, 004, . . . 015, 016, and 017. Why do you observe device select pulses for device codes greater than 017?

Because the 74154 decoder circuit does not absolutely decode the 8-bit device code byte. Only the four least-significant device code bits are decoded. Though you can generate only sixteen different device select pulses, *each unique device select pulse can be generated in sixteen different ways using sixteen different device codes.* This is not good engineering practice in microcomputer interface design. You should always attempt to absolutely decode both input and output device codes.

#### STEP 10

How would you absolutely decode sixteen out of the 256 possible device codes using a 74154 decoder and one or more additional chips?

You can use another 74154 chip to enable the first 74154 decoder at the G1 input pin. Alternatively, you can use a 4-input OR gate to enable the 74154 decoder at the G1 input pin; address bits A-4, A-5, A-6, and A-7 would serve as inputs to the OR gate. There are many decoder schemes which might be used.


*Remove the 74154 decoder and lamp monitor circuit used in this experiment. The 7490 counter and single-step circuit will be used in a subsequent experiment.*

## EXPERIMENT NO. 6


## PURPOSE

The purpose of this experiment is to demonstrate how the decoded addresses on the Dyna-Micro printed circuit board can be used to generate input and output device select pulses.

## PIN CONFIGURATION OF INTEGRATED CIRCUIT CHIP




## SCHEMATIC DIAGRAM OF CIRCUIT



## DISCUSSION

You will find five solderless breadboarding pins adjacent to the 74L42 chip

in the I/O decoder section of the computer printed circuit board. Look for integrated circuit IC-18 (or A18). The wiring diagram for the I/O decoder section is shown below:



The circles associated with output channels 3 through 7 on the 74L42 chip represent either solder pads or breadboarding pins. Note that the computer employs 7402 2-input NOR gates, which generate positive device select pulses such as DS 000, DS 001, and DS 002. The circuit in the schematic diagram generates both input and output device select pulses which we can label "IN 004", "IN 005", "OUT 006", and "OUT 007".

Note also that the 74L42 is an absolute decoder for the 8-bit device code. Bits A3, A4, A5, A6, and A7 on the address bus must all be at logic 0 in order for input D (pin 12) on the 74L42 chip to be at logic 0. The three remaining address bus bits, A0, A1, and A2, are used in the decoding of eight I/O channels.

In contrast to the 74154 chip, there exists no G1 or G2 inputs to the 74L42 chip that can be used to enable and disable the chip. Thus, you will have to supply OUT and IN along with the decoded channel outputs if you wish to generate device select pulses.

A single 7402 chip allows you to generate four unique device select pulses. For most of the experiments in this Bugbook, four such pulses are all that you will require. If you wish, you can modify input and output device codes to correspond to those available through the use of this decoder. Such an action can simplify the interfacing task for many of the experiments and programs that are provided in this Bugbook.

17-42

#### PROGRAM

LO address byte	Instruction byte	Mnemonic	Description
000	074	INR A	Increment contents of accumulator by 1
001	323	OUT	Generate device select pulse for output device 004
002	004	004	Device code for device 004
003	323	OUT	Generate device select pulse <u>DS 005</u>
004	005	005	Device code for <u>DS 005</u>
005	323	OUT	Generate device select pulse <u>DS 006</u>
006	006	006	Device code for <u>DS 006</u>
007	323	OUT	Generate device select pulse <u>DS 007</u>
010	007	007	Device code for <u>DS 007</u>
011	303	JMP	Unconditional jump to memory location given by the following two address bytes
012	000	-	LO address byte
013	003	-	HI address byte

#### STEP 1

Using a single 7402 chip, wire the circuit shown in the schematic diagram, in which both the IN and OUT control signals are employed as shown. Load the program into read/write memory.

#### STEP 2

Execute the program at 750 kHz, then move to single-step operation. What do you observe on the four lamp monitors?

You should observe that the lamp monitors associated with the OUT 006 and OUT 007 device select pulses are lit, whereas the other two are off at 750 kHz. These two lamp monitors are lit once every sixteen machine cycles when the program is single stepped.

## STEP 3

Why are the lamp monitors for the IN 004 and IN 005 device select pulses off?

Because there are no IN instructions in the program!

## STEP 4

Change all of the OUT instructions to IN instructions in the program. Use the instruction code, 333, for IN. Execute the program once again at 750 kHz. What do you observe?

Now, the lamp monitors for the IN 004 and IN 005 pulses are lit, whereas the OUT 006 and OUT 007 lamp monitors are unlit. The two input instructions in the program generate two pulses that are detected by the lamp monitors. The IN 006 and IN 007 device select pulses are not decoded by the circuit given in this experiment.

*Leave your experiment wired and continue to the following experiment.*




## EXPERIMENT NO. 7


## PURPOSE

The purpose of this experiment is to demonstrate the use of a device select pulse to clear a 7490 counter.

## PIN CONFIGURATIONS OF INTEGRATED CIRCUIT CHIPS




7404



7490

## SCHEMATIC DIAGRAM OF CIRCUIT



## PROGRAM

I/O address byte	Instruction byte	Mnemonic	Description
000	227	SUB A	Clear the accumulator
001	323	OUT	Generate device select pulse for the device given by the following byte
002	007	007	Device code for device select pulse DS 007.

003	303	JMP	Unconditional jump to the memory location given by the following two address bytes
004	000	-	LO address byte
005	003	-	HI address byte

## STEP 1

To clear a 7490 decade counter, you will require a positive device select pulse. Thus, you will be able to use the OUT 007 pulse that you produced in Experiment No. 6.

Wire the circuit shown. Load the above program into read/write memory. Make certain that the OUT 007 connection is made between the 7402 gate output and the 7490 input at pin 14.

## STEP 2

Execute the program at 750 kHz, then move to single step operation. The clock frequency to the 7490 counter should be approximately 10 Hz. We used a 0.05  $\mu$ F timing capacitor with our clock Outboard<sup>R</sup>. Single step through the program with a pulser.

## STEP 3

What behavior do you observe on the lamp monitors?

We observed a 10 Hz counting rate on the display LEDs until the third machine cycle of the OUT instruction, at which time a device select pulse was generated and the counter was cleared to zero. The counting resumed at the end of the third machine cycle.

## STEP 4

Does the instruction, 227, which clears the accumulator, have anything to do with the clearing of the 7490 counter?

No! In this program, it has no effect on the 7490 chip since we have not made any connection between the bidirectional data bus, D0 to D7, and the 7490 chip. Consequently, the 7490 does not know that the accumulator has been cleared.


*You may remove all circuitry from your SK-10 breadboarding socket except the single-step and counter circuits, which you will use in a subsequent experiment.*

## EXPERIMENT NO. 8


## PURPOSE

The purpose of this experiment is to demonstrate the use of a pair of 7485 comparator chips to absolutely decode an 8-bit address.

## PIN CONFIGURATIONS OF INTEGRATED CIRCUIT CHIPS



## SCHEMATIC DIAGRAM OF CIRCUIT



## PROGRAM

LO address byte	Instruction byte	Mnemonic	Description
000	227	SUB A	Clear the accumulator
001	323	OUT	Generate a device select pulse for the device given by the following byte
002	306	306	Device code for output device 306
003	303	JMP	Unconditional jump to the memory location given by the following two address bytes
004	000	-	LO address byte
005	000	-	HI address byte

## STEP 1

You will use the circuit shown in Experiment No. 4 in this Unit to count the device select pulses that are produced by the pair of 7485 comparator chips. What change must you make to the 7490 counter circuit that you retained from the preceding experiment?

Reconnect the 7490 counter RESET input (pin 2) to logic 0 (GND) and connect the CLOCK INPUT (pin 14) to OUT 306 from the 7402 2-input NOR gate.

## STEP 2

Wire the circuit shown and load the above program into read/write memory.

## STEP 3

Execute the program at 750 kHz, then move to the single step mode of execution. Single step through the execution of the program, and explain in the space below what you observe on the counter's lamp monitor display.

We observed a single count each time the OUT instruction was executed, or one count every seven machine cycles.

## STEP 4

Now change the device code at LO = 002 to 305. Execute the program at 750 kHz,

17-48

then single step through it once again. Do you know observe counting on the output lamp monitors connected to the 7490 chip?

We did not, because the address generated by the OUT instruction no longer matched the address preset at the comparator circuit.

#### STEP 5

Could the preset address be changed to correspond to a new software device code at L0 = 002?

Yes.

Change the address byte at L0 = 002 to 377. Does program execution cause any counting?

No.

Now rewire B0 through B6 on the comparator chips so that they are all at logic 1. Does this cause counting when you execute the program? Why?

*Remove the 7485 decoder circuit from your breadboard, but save the counter and single-step circuits for the following experiment.*


Yes. Now the hardware preset address and the software device code match.

## EXPERIMENT NO. 9

## PURPOSE

The purpose of this experiment is to demonstrate the use of a 7430 8-input NAND gate to absolutely decode the 8-bit address bus device code byte.


## PIN CONFIGURATIONS OF INTEGRATED CIRCUIT CHIPS




7404



7430



7432




7476

## PROGRAM

LO address byte	Instruction byte	Mnemonic	Description
000	227	SUB A	Clear the accumulator
001	323	OUT	Generate device select pulse to preset the 7476 flip-flop
002	306	306	Device code for the preset input to the 7476 flip-flop
003	323	OUT	Generate device select pulse to clear the 7476 flip-flop

SCHEMATIC DIAGRAM OF CIRCUIT



004	317	317	Device code for the clear input to the 7476 flip-flop
005	303	JMP	Unconditional jump to the memory location given by the following two address bytes
006	000	-	LO address byte
007	003	-	HI address byte

## STEP 1

If you have a solid-state relay and a fan or other appropriate AC power device, such as a lamp, we would encourage you to wire the entire circuit shown on the previous page. Otherwise, wire the circuit up to the buffer to the solid-state relay, but not including it. Use a 7490 counter, as was done in Experiment No. 4, to count output pulses from the 7476 flip-flop.

## STEP 2

Wire the circuit shown in the diagram and load the above program into memory.

## STEP 3

You will single step the execution of the program. Initiate execution at 750 kHz, then move to the single-step mode. If you are using a solid-state relay, you may wish to temporarily remove the wire connection between the 7476 flip-flop and the buffer until you are single stepping the program. Why?

The highest rate at which you can turn on and off the relay is double the line frequency, or 120 times per second. If you operate the microcomputer at 750 kHz with the above program, you will be attempting to turn on and off the relay at a rate that is greater than 10,000 times a second.

## STEP 4

As you execute the program in the single-step mode, explain what you observe.



17-52

We observed a single count each time we made a loop through the program. When we wired the solid-state relay circuit, we observed that the fan would turn on when we executed the instruction starting at LO = 001. When we executed the OUT instruction at LO = 003, the fan would turn off.

We performed the solid-state relay experiment several times, and in each case observed the result above. This is an important experiment.

#### STEP 5

What modifications to the program would you have to make in order to execute it at 750 kHz?

You would need to provide at least two time delay loops to give the solid-state relay sufficient time to turn on and off. One delay loop would be located between the OUT 306 instruction and the OUT 317 instruction; the other loop would be located immediately after the OUT 317 instruction, but before the OUT 306 instruction.

## REVIEW

The following questions will help you review device select pulses.

1. Device select pulses can be used to clear, strobe, trigger, etc. integrated circuit chips. For the chips indicated below, identify the correct pin number--and whether a positive or negative device select pulse is required--at which the indicated operation must be performed.

- a. Clear the first flip-flop on a 7474 chip.
- b. Reset the second flip-flop on a 7474 chip.
- c. Reset a 7490 counter to nine.
- d. Clear a 7493 binary counter.
- e. Enable a 74154 4-line-to-16-line decoder.
- f. Enable the first two latches on the 7475 chip.
- g. Clock the second flip-flop on a 7474 chip.
- h. Clear the first monostable on a 74123 chip.
- i. Strobe the first monostable on a 74123 chip.
- j. Strobe the first decoder on a 74155 chip.
- k. Trigger the 74122 monostable.

2. With the interface circuit shown in Experiment No. 4, it is possible to generate sixteen different device select pulses. For what output device codes will a device select pulse be generated at channel 5 (pin 6) on the 74154 decoder chip. Are you absolutely decoding the 8-bit device code byte?

3. How many machine cycles are there for the following 8080A instructions?

- a. JNZ <B2> <B3>
- b. CALL <B2> <B3>
- c. OUT <B2>
- d. IN <B2>
- e. MOV C,M
- f. LXI H <B2> <B3>
- g. MVI B <B2>
- h. JMP <B2> <B3>
- i. INR A
- j. DCR B

## ANSWERS

1. a. negative device select (DS) pulse at pin 1  
 b. negative device select pulse at pin 10  
 c. positive device select pulse at pin 7, with pin 6 at logic 0  
 d. positive device select pulse at pin 2  
 e. negative device select pulse at pin 18, with pin 19 at logic 0  
 f. positive device select pulse at pin 13  
 g. positive device select pulse at pin 11  
 h. negative device select pulse at pin 3  
 i. negative device select pulse at pin 1, with pin 2 at logic 1  
 j. negative device select pulse at pin 2  
 k. negative device select pulse at pin 1, with pins 2, 3, and 4 at logic 1

2. A device select pulse will be produced for the following output device code bytes (in octal code):

005  
 025  
 045  
 065  
 105  
 125  
 145  
 165  
 205  
 225  
 245  
 265  
 305  
 325  
 345  
 365

You are not absolutely decoding the device code byte. If you were, the only device code that would provide an output on the 74154 decoder chip would be 005.

3. a. three  
 b. five  
 c. three  
 d. three  
 e. two  
 f. three  
 g. two  
 h. three  
 i. one  
 j. one

## UNIT NUMBER 18

## THE 8080A INSTRUCTION SET

## INTRODUCTION

This unit summarizes all of the important characteristics of each instruction in the 8080A instruction set: the number of machine cycles, the number of states, the type of memory addressing, and the flags that are influenced upon execution of the instruction. A description of each instruction is provided and, in some cases, examples of its use are given. Several programming experiments are provided at the end of the unit.

## OBJECTIVES

At the completion of this unit, you will be able to do the following:

- o Indicate which flags are affected when a given instruction is executed.
- o Subdivide the 8080A instruction set into five groups.
- o Define program counter, register, accumulator, general purpose register, stack, stack pointer, instruction register, instruction code, register pair, and nibble.
- o List several sources of 8080 programming information.
- o List different types of data transfer operations that occur within an 8080A-based microcomputer.
- o Convert an 8-bit instruction code into both octal code and hexadecimal code with the aid of a table provided in the unit.
- o Distinguish between conditional and conditional instruction.
- o Describe the characteristics of the five condition flags in the 8080A microprocessor chip.
- o Describe the operation of the stack and the instructions that influence its contents and the location of the stack.
- o Describe the four different accumulator rotate instructions.
- o Distinguish between LO and HI address bytes in instructions and programs.

## MICROCOMPUTER PROGRAMMING

Unless you have a background in computer science or possess a special knack for computer programming, you will probably find machine level and assembly level programming somewhat tedious and difficult initially. There does not appear to be any shortcut to learning programming. In due time, you will become sufficiently familiar with your instruction set and with programming tricks to be able to write programs of modest size with little effort. You will be able to apply skills that you learn with one instruction set to other instruction sets, whether they are for microcomputers, minicomputers, or even mainframe computers.

For those of you who are interested in high-level languages, you do not have long to wait. In addition to the MITS BASIC package, a BASIC 8080 software compiler from the Livermore Laboratory and an 8080 FORTRAN compiler (Control Logic, Inc.) are due during the summer of 1976. The Livermore compiler is being donated royalty-free.

The point that we would like to make, however, is that you probably will need to learn some assembly language programming. Simple programs and subroutines can be written as easily and quickly in assembly language as they can in a higher level language; such programs are also executed more quickly, require less memory, and are probably easier to understand. You will need to learn assembly language programming in order to understand other assembly programs that receive widespread distribution. Finally, a knowledge of assembly language programming provides the basis for understanding and comparing other instruction sets. If you have someone else do your programming, it will be expensive; if you do it yourself, it will also be expensive. However, if you can adapt other programs to your applications, your programming costs will be less.

## SOURCES OF 8080 PROGRAMMING INFORMATION

We would like to list some sources for 8080/8080A programming information that we have found to be useful:

1. Intel Corporation, *Intel 8080 Microcomputer Systems User's Manual*, Intel Corporation, 3605 Bowers Avenue, Santa Clara, California 95051, \$10.

Chapter 4 provides a summary of the 8080/8080A instruction set. For each type of instruction, the number of machine cycles required to execute the instruction are listed. If the instruction has two possible execution times, both times are listed. Significant data addressing modes are listed, as are the flags that are affected by the execution of the instruction.

Other chapters discuss the functions of a computer, the 8080 CPU, techniques of interfacing to the 8080, and the 8080 family of hardware components. If you are doing serious work with 8080 microcomputers, you should have this manual.

2. Intel Corporation, *Intel 8080 Assembly Language Programming Manual*, Intel Corporation, 3605 Bowers Avenue, Santa Clara, California 95051.

An excellent manual that discusses such topics as the program counter, stack pointer, computer program representation in memory, memory addressing, condition bits, assembly language, and the entire 8080 instruction set.

Also discussed is the use of *macros*, or macro instructions, which are extremely useful in assembly language programming. This manual is the one that you will need if you do programming with the 8080 Intel cross-assembler, or if you read programs that are cross-assembled using the Intel software package. Many of the programs in the Intel library can be understood with the aid of this manual.

3. NEC Microcomputers, Inc., *The uCOM-8 Software Manual*, NEC Microcomputers, Inc., 5 Militia Drive, Lexington, Massachusetts 02173, \$10.

A superb manual that provides the following sample programming problems:

- o A simple sensing device
- o A gated counter
- o A programmed real time motor controller
- o An N-way program branch
- o An interrupt subroutine program
- o A 10 CPS teletype I/O subroutine
- o A 16-digit BCD add or subtract subroutine
- o A data move in memory operation
- o Macro programming and conditional assembly

Excellent descriptions are provided for individual 8080 instructions. Flow charts are provided for each programming problem.

For the student who has some experience with 8080 assembly language programming, this manual will demonstrate a number of very useful programming techniques.

4. Intel Corporation, *Intel 8-bit User's Program Library*, Intel Corporation, User's Library, Microcomputer Systems, 3065 Bowers Avenue, Santa Clara, California 95051. Membership is available on a 12-month basis to those contributing an acceptable program to the applicable library or by paying a \$100 membership fee.

Programs submitted to the User's Library must be accompanied by the *Microcomputer User's Library Submittal Form*, a copy of which is given at the end of this Unit; full-size copies may be ordered from the Software Marketing Group at Intel. This form is used by the User's Library Manager in preparing the catalog and updates, and the description of the "Function" is used in preparation of the catalog index which is sent to prospective subscribers. This form is also used as the prefix to each program contained in the library, and therefore should be carefully prepared. On the back of the Library Submittal Form are detailed instructions for program submittal which should be closely adhered to. These documentation standards are maintained to assure the usability of each library program by every interested member.

We refer you specially to items 2, 3, and 4 in the instructions for program submittal to the User Library. *The program cannot be a duplication of a program that already is in the library.* The program should be error free and must be in standard Intel language (4004, 4040, 8008, 8080, or PL/M). Submit a typed source listing and a paper tape.

The original User's Library package had an update on December 8, 1975. A second update is expected in September, 1976, and will then be updated every two months. In September, there will be a new library format. As of September, 1976, there are 200 programs in the library. It is the most extensive library of programs for any microcomputer. Source tapes will be available for a small handling fee starting in September. As of the summer of 1976, the Administrator of the User's Library is Ms. Marianne Vilas.

The User's library saves development time in the development of 8080 programs. All of the programs can be modified or tailored to meet specific applications. During 1975, the Intel Corporation sponsored a 22-week User's Library Contest which rapidly expanded the User's Library. Some of the programs that you will find in the library include the following:

**DATA ARRAY MOVE (8080).** A contiguous array of data may be relocated in memory, regardless of the magnitude and direction of the move. The source and destination array locations may overlap. The maximum array size is  $2^{16}$  bytes.

**PAPER TAPE LABELER (8080).** Accepts ASCII character from teletype keyboard and punches corresponding alpha-numeric character on tape.

**TEXT STORAGE PROGRAM (8080).** Allows text to be stored in memory using a letter of the alphabet as a pointer. After the message is stored, it can be retrieved by depressing a single key on the teletype. Up to 32 messages may be stored and retrieved independently.

**CLOCK SUBROUTINE (8080).** Maintains a current time of day, decimal adjusted in BCD, of hours, minutes, and seconds. Must be invoked by external hardware once each 1.00000 seconds, usually by an external interrupt. Time is stored in three bytes of memory, in the 24-hour system, or, optionally, in the 12-hour system.

**TIMESHARING COMMUNICATIONS (8080).** To communicate with medium to large scale computer system as an external timeshare user.

**IBM SELECTRIC OUTPUT PROGRAM (8080).** Allows IBM Selectric Model 731 to be used as an output device.

**8080 IDLE ANALYZER FOR APPROXIMATING CPU UTILIZATION (8080).** Displays amount of time 8080 would have spent in an idle loop. When RUN time is compared with ideal time, the percent of CPU utilization can be calculated. Time display is in memory in ASCII.

**INTERRUPT SERVICE ROUTINE (8080).** Handles multiple-level interrupts, saving all registers and flags and outputting the status of the current interrupt to an external status latch.

**8080 DIS-ASSEMBLER (8080 PL/M).** This program inputs a hexadecimal tape and generates a symbolic assembly language program suitable for modifications and/or assembling.

**MEMORY DIAGNOSTIC PROGRAM (8080).** Writes test bytes in any range of memory and compares the written bit combination with what is read. Upon detection of a defective memory location, an error message is printed specifying the address, reference, and actual values.

**MATH (8080).** Routines for fixed and floating point arithmetic together with a demonstration program that performs algebraic evaluation (from left to right with no operator precedence) and allows unlimited parentheses nesting.

**ELEMENTARY FUNCTION PACKAGE (8080).** Calculates the following floating point values with five-decimal-digit precision: square root, logarithm, exponential function, sine, cosine, arc tangent, hyperbolic sine, and hyperbolic cosine. Adds, subtracts, multiplies, and divides with seven-decimal-digit floating

point precision. [NOTE: We have used this program and like it very much. The entire program requires approximately 2 1/2 K of memory.]

8080 FLOATING POINT PACKAGE WITH BCD CONVERSION ROUTINE (8080). Performs floating addition, subtraction, multiplication, division, fixing, floating, negation, and conversion from floating point to BCD with exponent.

8080 LEAST SQUARES QUADRATIC FITTING ROUTINE (8080). Performs summations and matrix manipulation for fitting up to 256 floating point X-Y pairs to a function of the form:

$$a X^2 + b X + c = Y$$

N-BYTE BINARY MULTIPLICATION AND LEADING ZERO BLANKING (8080). The program performs binary multiplication on two numbers and returns a result that may be up to 255 bytes in length.

8080 CROSS COMPILER ON THE PDP-11 (8080). Accepts input in a format familiar to PDP-11 users and produces a fully coded listing, symbol table, and punched tape for use with the standard loader.

PAGE LISTING PROGRAM (8080). Provides facility for listing information in a pagenated, numbered format. This is accomplished through the system software with the console printer.

SOURCE PAPER TAPE TO MAGNETIC CASSETTE (8080). Will copy a source paper tape onto a magnetic cassette. End statement must be followed by a carriage return. Program will ignore leading blanks.

NATURAL LOGARITHM (8080). Computes the natural logarithm of a number between 1 and 65,535.

BCD MULTIPLICATION (8080). Multiplies up to a 6-digit BCD number by a 4-digit BCD number providing a 10-digit BCD result. All numbers are unsigned.

DOUBLE PRECISION MULTIPLY (8080 PL/M). To multiply two 16-bit numbers, returning the most significant 16 bits (in address form) through the appropriate registers to the calling program. The intrinsic PL/M multiply capability is employed for the byte-by-byte multiplications.

SUBROUTINE LOG. This subroutine takes the log to any integer base of any positive floating point number.



5. Scelbi Computer Consulting Inc., 1322 Rear Boston Post Road, Milford, Connecticut 06460.

The following software is available:

*Machine Language Programming for the 8008 (and similar microcomputers)*, \$19.95

*An 8080 Assembler Program*, \$17.95

*An 8080 Editor Program*, \$14.95

*8080 Monitor Routines*, \$11.95

*SCELBAL. SCientific ELementary BAsic Language for 8008/8080 Systems*, \$49.00

*SCELBAL's First Book of Computer Games for the 8008/8080*, \$14.95

*SCELBAL's GALAXY GAME for the 8008/8080*, \$14.95

Nat Wadsworth writes well. You can pick up many microcomputer programming techniques from the above.

6. Zilog Corporation, *Z80-CPU Technical Manual*, Zilog, Inc., 170 State Street, Los Altos, California 94022, \$7.50.

You do not obtain many programming hints from this manual, but it is very interesting to compare the Z80 chip with the 8080A in terms of the instruction set.

7. BYTE, Byte Publications, Inc., 70 Main Street, Peterborough, New Hampshire, 03458, \$12 per year, \$22 per two years, or \$30 per three years.

The quality of individual articles vary, but you will find useful programs and programming techniques discussed in this journal, which is one of the magazines that are aimed at the hobby microcomputer market.

8. National Semiconductor, *PACE Logic Designers Guide to Programmed Equivalents to TTL Functions*, National Semiconductor Corporation, 2900 Semiconductor Drive, Santa Clara, California 95051, \$5.00.

Though it is for an entirely different microprocessor, the 16-bit PACE, this book does an excellent job of demonstrating the substitution of software for hardware. Hardware circuits are provided and described. Programs are then provided that duplicate the basic functions of the hardware. With some knowledge of the PACE instruction set, you should be able to convert the programs to Intel 8080 language. The advantages of 16-bit operations are certainly evident.

9. 73 Magazine, Peterborough, New Hampshire 03458, \$10 per year.

The magazine, which is directed toward radio amateurs, has a 40-page section entitled I/O that is devoted to practical uses for microcomputers. Since hams are very interested in communications, you should find increasing coverage of digital data communications in this magazine.

## 8080 INSTRUCTION SET SUMMARIES

Machine code and assembly language summaries of the 8080 instruction set are available from a number of different sources:

1. Intel Corporation, *Intel 8080 Assembly Language Reference Card*, Intel Corporation, 3065 Bowers Avenue, Santa Clara, California 95051.

Provides a hexadecimal listing of the 8080 instruction set as well as a listing by instruction function. Hexadecimal-ASCII listing provided.

2. Tychon, Inc., *8080 Octal Code Card*, Tychon, Inc., P. O. Box 242, Blacksburg, Virginia 24060.

A sliding insert permits you to rapidly find the 8-bit octal instruction code for an assembly language instruction. Flag status after an instruction is also indicated.

3. Martin Research, *8080 Instruction Set*, 3336 Commercial Ave., Northbrook, Ill. 60062

Subdivides the 8080 instruction set by function. Compact statement of flag status after different types of instructions are executed.

4. R. Baker, *Byte*, 84 (February 1976).

Compact octal code listing of the 8080 instruction set.

5. P. R. Rony, D. G. Larsen, and J. A. Titus, *Bugbook III*

The 8080 instruction set is given as an instruction group listing, an alphabetic listing of mnemonics, and an octal/hexadecimal numerical listing. The octal/hexadecimal listing provides a handy conversion table for octal to hexadecimal, and *vice versa*.

## 8080 MICROPROCESSOR REGISTERS

The term, *register*, can be defined as follows:

*register*      A short-term digital electronic storage circuit the capacity of which usually is one computer word.<sup>15</sup>

Single registers in the 8080 microprocessor chip store a single byte, *i.e.*, eight contiguous bits.

There are two different sets of registers in the 8080 chip: those that we can address from a program and those that we cannot. The program addressable registers are shown in the figure on the following page and include the following:

- o six 8-bit general purpose registers addressed singly or in pairs,

*B register*  
*C register*  
*D register*  
*E register*  
*H register*  
*L register*

- o the 8-bit *accumulator*, also known as *register A*
- o the 16-bit *stack pointer register*
- o the 16-bit *program counter register*

Two other registers over which, in special cases, you have some control include

- o the 8-bit *instruction register*
- o a 5-bit *flag register* in the arithmetic/logic unit (ALU)

Additional registers that are required to allow the 8080A microprocessor chip to perform its internal operations include two 8-bit temporary registers used singly or as a pair, *W temporary register* and *Z temporary register*; an 8-bit *temporary accumulator* in the arithmetic/logic unit; and an 8-bit *temporary register* in the arithmetic/logic unit. You cannot address or control the contents of these temporary registers from a program and will not know when the 8080 uses them.

Some useful definitions include:

<i>program counter</i>	The 16-bit register in the 8080A microprocessor chip that contains the memory address of the next instruction byte that must be executed in a computer program.
<i>accumulator</i>	The register and associated digital electronic circuitry in the arithmetic/logic unit (ALU) of a computer in which arithmetic and logical operations are performed.
<i>general purpose registers</i>	In the 8080A microprocessor chip, 8-bit registers that can participate in arithmetic and logical operations with the contents of the accumulator.





Figure 18-1. The internal register architecture within an 8080A microprocessor chip. Temporary registers over which you have no direct control are omitted. The Data Bus Buffer/Latch and the Address Buffer provide the interface between the circuitry within the chip and the external buses.




*Courtesy of the Intel Corporation,  
Santa Clara, California 95051*

Figure 18-2. Functional block diagram of the 8080A central processing unit (CPU). Note the internal data bus, which communicates with the external bi-directional data bus through a data bus buffer/latch located within the 8080A chip.

<i>stack pointer</i>	The 16-bit register in the 8080A microprocessor chip that stores the memory address of the top of the stack, which is a region of memory that stores temporary information.
<i>instruction register</i>	The 8-bit register in the 8080A microprocessor chip that stores the instruction code of the instruction being executed.
<i>instruction code</i>	A unique 8-bit binary number that encodes an operation that the 8080A microprocessor chip can perform.
<i>instruction decoder</i>	A decoder within the 8080A microprocessor chip that decodes the instruction code into a series of actions that the microprocessor performs.

The Intel Corporation *Intellex 8/Mod 80 Microcomputer Development System Reference Manual* provides several well written paragraphs that summarize the concepts of instruction code, instruction register, and instruction decoder. We quote these paragraphs below. The illustration below should also help.



"Every computer has a *word length* that is characteristic of that machine. In most eight-bit systems, it is most efficient to deal with eight-bit binary fields, and the memory associated with such a processor is therefore organized to store eight bits in each addressable memory location. Data and instructions are stored in memory as eight-bit binary numbers, or as numbers that are integral multiples of eight bits: 16 bits, 24 bits, and so on. This characteristic eight-bit field is

sometimes referred to as a *byte*."

"Each operation that the processor can perform is identified by a unique binary number known as an *instruction code*. An eight-bit word used as an instruction code can distinguish among 256 alternative actions, more than adequate for most processors."

"The processor *fetches* an instruction in two distinct operations. In the first, it transmits the address in its program counter to the memory. In the second, the memory returns the addressed byte to the processor. The CPU stores this instruction byte in a register known as the *instruction register*, and uses it to direct activities during the remainder of the instruction cycle."

"The mechanism by which the processor translates an instruction code into specific processing actions requires more elaboration than we can here afford. The concept, however, will be intuitively clear to an experienced logic designer. The eight bits stored in the instruction register can be decoded and used to activate selectively one of a number of output lines, in this case up to 256 lines. Each line represents a set of activities associated with execution of a particular instruction code. The enabled line can be combined coincidentally with selected timing pulses, to develop electrically sequential signals that can be used to initiate specific actions. This translation of code into action is performed by the *instruction decoder* and by the associated control circuitry."

The important point here is that the instruction code is translated into a sequence of specific actions. The two-phase clock is vital to this process. The actions may result in the moving of data from memory to the accumulator, or adding the contents of register B to register A, or complementing the accumulator, or any of the specific operations contained in the 8080A instruction set. Nevertheless, *each specific operation performed by an 8080A instruction is the result of one or more specific actions caused by the instruction decoder.*

#### WHAT TYPES OF OPERATIONS DOES THE 8080A MICROPROCESSOR PERFORM?

The purpose of this section is not to sub-divide the 8080A instruction set into categories, but rather to identify the basic types of operations that the chip actually performs.

##### o MOVE A BYTE FROM ONE LOCATION TO ANOTHER

From one general purpose register to another  
 From a general purpose register to memory, and *vice versa*  
 From the accumulator to memory, and *vice versa*  
 From the accumulator to a general purpose register, and *vice versa*  
 From memory to the instruction register  
 From memory to the program counter, and *vice versa*  
 From memory to the stack pointer  
 From the accumulator to an output latch  
 From an input device to the accumulator  
 From an external three-state buffer to the instruction register  
 From the flag register to memory, and *vice versa*  
 From a general purpose register to the stack pointer  
 From the program counter to the stack, and *vice versa*  
 From the general purpose registers to the stack, and *vice versa*  
 From the accumulator to the stack, and *vice versa*  
 From the flag register to the stack, and *vice versa*

From input device to general purpose register  
 From general purpose register to output device  
 From a general purpose register to the program counter

o ARITHMETIC AND LOGICAL OPERATIONS

AND contents of register or memory with accumulator  
 OR contents of register or memory with accumulator  
 Exclusive-OR contents of register or memory with accumulator  
 Compare contents of register or memory with accumulator  
 Add contents of register or memory to accumulator (with or without carry)  
 Subtract contents of register or memory from accumulator (with or without borrow)  
 Rotate contents of accumulator  
 Increment contents of general purpose register, register pair, accumulator,  
 memory, or stack pointer  
 Decrement contents of general purpose register, register pair, accumulator,  
 memory, or stack pointer  
 Add contents of register pair to contents of register pair or stack pointer  
 Decimal adjust the contents of the accumulator

o MISCELLANEOUS OPERATIONS

No operation  
 Halt  
 Enable the interrupt system  
 Disable the interrupt system  
 Complement the accumulator  
 Set the carry flag  
 Complement the carry flag

Most of the time, all that the 8080A microprocessor chip does is to move a byte from one location to another or performs an arithmetic or logical operation. Rarely, it performs one of the miscellaneous operations. In other words, the chip does not just compute; it moves bytes around.



## 8080 MNEMONIC INSTRUCTIONS

We encourage you to learn as soon as possible the 8080 mnemonics, so that you can do assembly language programming, read other assembly language programs for the 8080, and improve your capability to understand the instruction sets for other microprocessor chips. The 8080 mnemonics are listed by groups in the *Intel 8080 Microcomputer Systems User's Manual*, which we recommend that you obtain. Here, we will first list the mnemonics in alphabetic order, and then proceed to describe them in detail. We acknowledge two reference sources for this material,

*Intel 8080 Microcomputer Systems User's Manual*, Intel Corporation,  
3065 Bowers Avenue, Santa Clara, California 95051, 1975. \$5.00

*The µCOM-8 Software Manual*, NEC Microcomputers, Inc., Five Militia  
Drive, Lexington, Massachusetts 02173, 1975. \$7.50

We gratefully acknowledge permission to use the above reference sources.

Mnemonic	Instruction code		Description
	Octal	Hexadecimal	
ACI <B2>	316	CE	Add immediate byte to accumulator (with carry)
ADC M	216	8E	Add memory contents to accumulator (with carry)
ADC r	21S	†	Add register contents to accumulator (with carry)
ADD M	206	86	Add memory contents to accumulator
ADD r	20S	†	Add register contents to accumulator
ADI <B2>	306	C6	Add immediate byte to accumulator
ANA M	246	A6	AND memory contents with accumulator
ANA r	24S	†	AND register contents with accumulator
ANI <B2>	346	E6	AND immediate byte with accumulator
CALL <B2> <B3>	315	CD	Call subroutine unconditionally
CC <B2> <B3>	334	DC	Call subroutine if carry flag is set
CM <B2> <B3>	374	FC	Call subroutine if sign flag is set
CMA	057	2F	Complement contents of accumulator
CMC	077	3F	Complement carry flag
CMP M	276	BE	Compare memory contents with accumulator
CMP r	27S	†	Compare register contents with accumulator
CNC <B2> <B3>	324	D4	Call subroutine if carry flag is reset
CNZ <B2> <B3>	304	C4	Call subroutine if zero flag is reset
CF <B2> <B3>	364	F4	Call subroutine if sign flag is reset
CPE <B2> <B3>	354	EC	Call subroutine if parity flag is set
CPI <B2>	376	FE	Compare immediate byte with accumulator
CPO <B2> <B3>	344	E4	Call subroutine if parity flag is reset
CZ <B2> <B3>	314	CC	Call subroutine if zero flag is set
DAA	047	27	Decimal adjust the accumulator contents
DAD B	011	09	Add register pair B to register pair H
DAD D	031	19	Add register pair D to register pair H
DAD H	051	29	Add register pair H to register pair H
DAD SP	071	39	Add register pair H to stack pointer
DCR M	065	35	Decrement memory contents
DCR r	0D5	†	Decrement register contents
DCX B	013	0B	Decrement contents of register pair B
DCX D	033	1B	Decrement contents of register pair D

DCX H	053	2B	Decrement contents of register pair H
DCX SP	073	3B	Decrement stack pointer
DI	363	F3	Disable interrupt system
EI	373	FB	Enable interrupt system
HLT	166	76	Halt unconditionally
IN <B2>	333	DB	Input data into accumulator
INR M	064	34	Increment memory contents
INR r	074	+	Increment register contents
INX B	003	03	Increment contents of register pair B
INX D	023	13	Increment contents of register pair D
INX H	043	23	Increment contents of register pair H
INX SP	063	33	Increment stack pointer
JC <B2> <B3>	332	DA	Jump if carry flag is set
JM <B2> <B3>	372	FA	Jump if sign flag is set
JMP <B2> <B3>	303	C3	Jump unconditionally
JNC <B2> <B3>	322	D2	Jump if carry flag is reset
JNZ <B2> <B3>	302	C2	Jump if zero flag is reset
JP <B2> <B3>	362	F2	Jump if sign flag is reset
JPE <B2> <B3>	352	EA	Jump if parity flag is set
JPO <B2> <B3>	342	E2	Jump if parity flag is reset
JZ <B2> <B3>	312	CA	Jump if zero flag is set
LDA <B2> <B3>	072	3A	Load accumulator direct with contents of memory addressed by <B2> <B3>
LDAX B	012	0A	Load accumulator indirect with contents of memory addressed by register pair B
LDAX D	032	1A	Load accumulator indirect with contents of memory addressed by register pair D
LHLD <B2> <B3>	052	2A	Load L and H with contents of M and M+1, respectively
LXI B <B2> <B3>	001	01	Load immediate bytes into register pair B
LXI D <B2> <B3>	021	11	Load immediate bytes into register pair D
LXI H <B2> <B3>	041	21	Load immediate bytes into register pair H
LXI SP <B2> <B3>	061	31	Load immediate bytes into stack pointer
MVI M <B2>	066	36	Move immediate byte into memory
MVI r <B2>	076	+	Move immediate byte into register
MOV M,r	168	+	Move register contents to memory
MOV r,M	126	+	Move memory contents to register
MOV r1,r2	128	+	Move register 2 contents to register 1
NOP	000	00	No operation
ORA M	266	B6	OR memory contents with accumulator
ORA r	268	+	OR register contents with accumulator
ORI <B2>	366	F6	OR immediate byte with accumulator
OUT <B2>	323	D3	Output accumulator contents
PCHL	351	E9	Load program counter with contents of register pair H (indirect jump)
POP B	301	C1	Pop register pair B off stack
POP D	321	D1	Pop register pair D off stack
POP H	341	E1	Pop register pair H off stack
POP PSW	361	F1	Pop program status word (accumulator and flags) off stack

PUSH B	305	C5	Push register pair B contents on stack
PUSH D	325	D5	Push register pair D contents on stack
PUSH H	345	E5	Push register pair H contents on stack
PUSH PSW	365	F5	Push program status word (accumulator and flags) on stack
RAL	027	17	Rotate accumulator contents left through carry
RAR	037	1F	Rotate accumulator contents right through carry
RC	330	D8	Return if carry flag is set
RET	311	C9	Return unconditionally
RLC	007	07	Rotate accumulator contents left
RM	370	F8	Return if sign flag is set
RNC	320	D0	Return if carry flag is reset
RNZ	300	C0	Return if zero flag is reset
RP	360	F0	Return if sign flag is reset
RPE	350	E8	Return if parity flag is set
RPO	340	E0	Return if parity flag is reset
RRC	017	0F	Rotate accumulator contents right
RST n	3n7	+	Call subroutine at location HI = 000 and LO = 0n0
RZ	310	C8	Return if zero flag is set
SBB M	236	9E	Subtract memory contents from accumulator (with borrow)
SBB r	238	+	Subtract register contents from accumulator (with borrow)
SBI <B2>	336	DE	Subtract immediate byte from accumulator (with borrow)
SHLD <B2> <B3>	042	22	Store contents of register pair H into M and M+1, respectively, where M = <B2> <B3>
SPHL	371	F9	Move register pair H contents to stack pointer
STA <B2> <B3>	062	32	Store accumulator contents direct into memory location address by <B2> <B3>
STAX B	002	02	Store accumulator contents indirect into memory location addressed by register pair B
STAX D	022	12	Store accumulator contents indirect into memory location addressed by register pair D
STC	067	37	Set carry flag
SUB M	226	96	Subtract memory contents from accumulator
SUB r	228	+	Subtract register contents from accumulator
SUI <B2>	326	D6	Subtract immediate byte from accumulator
XCHG	353	EB	Exchange contents of register pair D with contents of register pair H
XRA M	256	AE	Exclusive-OR memory contents with accumulator
XRA r	258	+	Exclusive-OR register contents with accumulator
XRI <B2>	356	EE	Exclusive-OR immediate byte with accumulator
XTHL	343	E3	Exchange top of stack with contents of register pair H

Not all possible 256 instruction codes are employed by the 8080A microprocessor chip. Missing codes include the following:

010	08
020	10
030	18
040	20
050	28

060	30
070	38
313	CB
331	D9
335	DD
355	ED
375	FD

† These instructions are not easily translated into hexadecimal notation without register or other information. This is one reason why we have chosen to work with octal numbers.

We now shall proceed to describe the 8080 instruction set in detail. We shall use material from both the *Intel 8080 Microcomputer Systems User's Manual* and *The uCOM-8 Software Manual*, courtesy of the Intel Corporation and NEC Microcomputers, Inc., respectively. For your use, we provide several pages from the Intel manual to help you understand the significance of the terms, symbols, and abbreviations used in the description of each instruction. We shall group the 8080 instruction set as Intel does:

- o DATA TRANSFER GROUP: Move data between registers or between memory and registers
- o ARITHMETIC GROUP: Add, subtract, increment, or decrement data in registers or in memory
- o LOGICAL GROUP: AND, OR, EXCLUSIVE-OR, compare, rotate, or complement data in registers in memory. [NOTE: We wonder if compare is really a logical operation; it appears more arithmetic to us.]
- o BRANCH GROUP: Conditional and unconditional jump instructions, subroutine call instructions, and return instructions.
- o STACK, I/O, AND MACHINE CONTROL GROUP: Includes I/O instructions, as well as instructions for maintaining the stack and internal control flags.

## CHAPTER 4 INSTRUCTION SET

A computer, no matter how sophisticated, can only do what it is "told" to do. One "tells" the computer what to do via a series of coded instructions referred to as a **Program**. The realm of the programmer is referred to as **Software**, in contrast to the **Hardware** that comprises the actual computer equipment. A computer's software refers to all of the programs that have been written for that computer.

When a computer is designed, the engineers provide the Central Processing Unit (CPU) with the ability to perform a particular set of operations. The CPU is designed such that a specific operation is performed when the CPU control logic decodes a particular instruction. Consequently, the operations that can be performed by a CPU define the computer's **Instruction Set**.

Each computer instruction allows the programmer to initiate the performance of a specific operation. All computers implement certain arithmetic operations in their instruction set, such as an instruction to add the contents of two registers. Often logical operations (e.g., OR the contents of two registers) and register operate instructions (e.g., increment a register) are included in the instruction set. A computer's instruction set will also have instructions that move data between registers, between a register and memory, and between a register and an I/O device. Most instruction sets also provide **Conditional Instructions**. A conditional instruction specifies an operation to be performed only if certain conditions have been met; for example, jump to a particular instruction if the result of the last operation was zero. Conditional instructions provide a program with a decision-making capability.

By logically organizing a sequence of instructions into a coherent program, the programmer can "tell" the computer to perform a very specific and useful function.

The computer, however, can only execute programs whose instructions are in a binary coded form (i.e., a series of 1's and 0's), that is called **Machine Code**. Because it would be extremely cumbersome to program in machine code, programming languages have been developed. There

are programs available which convert the programming language instructions into machine code that can be interpreted by the processor.

One type of programming language is **Assembly Language**. A unique assembly language mnemonic is assigned to each of the computer's instructions. The programmer can write a program (called the **Source Program**) using these mnemonics and certain operands; the source program is then converted into machine instructions (called the **Object Code**). Each assembly language instruction is converted into one machine code instruction (1 or more bytes) by an **Assembler** program. Assembly languages are usually machine dependent (i.e., they are usually able to run on only one type of computer).

### THE 8080 INSTRUCTION SET

The 8080 instruction set includes five different types of instructions:

- **Data Transfer Group**—move data between registers or between memory and registers
- **Arithmetic Group**—add, subtract, increment or decrement data in registers or in memory
- **Logical Group**—AND, OR, EXCLUSIVE-OR, compare, rotate or complement data in registers or in memory
- **Branch Group**—conditional and unconditional jump instructions, subroutine call instructions and return instructions
- **Stack, I/O and Machine Control Group**—includes I/O instructions, as well as instructions for maintaining the stack and internal control flags.


#### Instruction and Data Formats:

Memory for the 8080 is organized into 8-bit quantities, called Bytes. Each byte has a unique 16-bit binary address corresponding to its sequential position in memory.

*Courtesy of the Intel Corporation,  
Santa Clara, California 95051*


The 8080 can directly address up to 65,536 bytes of memory, which may consist of both read-only memory (ROM) elements and random-access memory (RAM) elements (read/write memory).

Data in the 8080 is stored in the form of 8-bit binary integers:



When a register or data word contains a binary number, it is necessary to establish the order in which the bits of the number are written. In the Intel 8080, BIT 0 is referred to as the **Least Significant Bit (LSB)**, and BIT 7 (of an 8 bit number) is referred to as the **Most Significant Bit (MSB)**.

The 8080 program instructions may be one, two or three bytes in length. Multiple byte instructions must be stored in successive memory locations; the address of the first byte is always used as the address of the instructions. The exact instruction format will depend on the particular operation to be executed.



#### Addressing Modes:

Often the data that is to be operated on is stored in memory. When multi-byte numeric data is used, the data, like instructions, is stored in successive memory locations, with the least significant byte first, followed by increasingly significant bytes. The 8080 has four different modes for addressing data stored in memory or in registers:

- **Direct** — Bytes 2 and 3 of the instruction contain the exact memory address of the data item (the low-order bits of the address are in byte 2, the high-order bits in byte 3).
- **Register** — The instruction specifies the register or register-pair in which the data is located.
- **Register Indirect** — The instruction specifies a register-pair which contains the memory

address where the data is located (the high-order bits of the address are in the first register of the pair, the low-order bits in the second).

- **Immediate** — The instruction contains the data itself. This is either an 8-bit quantity or a 16-bit quantity (least significant byte first, most significant byte second).

Unless directed by an interrupt or branch instruction, the execution of instructions proceeds through consecutively increasing memory locations. A branch instruction can specify the address of the next instruction to be executed in one of two ways:

- **Direct** — The branch instruction contains the address of the next instruction to be executed. (Except for the 'RST' instruction, byte 2 contains the low-order address and byte 3 the high-order address.)
- **Register indirect** — The branch instruction indicates a register-pair which contains the address of the next instruction to be executed. (The high-order bits of the address are in the first register of the pair, the low-order bits in the second.)

The RST instruction is a special one-byte call instruction (usually used during interrupt sequences). RST includes a three-bit field; program control is transferred to the instruction whose address is eight times the contents of this three-bit field.

#### Condition Flags:

There are five condition flags associated with the execution of instructions on the 8080. They are Zero, Sign, Parity, Carry, and Auxiliary Carry, and are each represented by a 1-bit register in the CPU. A flag is "set" by forcing the bit to 1; "reset" by forcing the bit to 0.

Unless indicated otherwise, when an instruction affects a flag, it affects it in the following manner:

- Zero:** If the result of an instruction has the value 0, this flag is set; otherwise it is reset.
- Sign:** If the most significant bit of the result of the operation has the value 1, this flag is set; otherwise it is reset.
- Parity:** If the modulo 2 sum of the bits of the result of the operation is 0, (i.e., if the result has even parity), this flag is set; otherwise it is reset (i.e., if the result has odd parity).
- Carry:** If the instruction resulted in a carry (from addition), or a borrow (from subtraction or a comparison) out of the high-order bit, this flag is set; otherwise it is reset.

Auxiliary Carry: If the instruction caused a carry out of bit 3 and into bit 4 of the resulting value, the auxiliary carry is set; otherwise it is reset. This flag is affected by single precision additions, subtractions, increments, decrements, comparisons, and logical operations, but is principally used with additions and increments preceding a DAA (Decimal Adjust Accumulator) instruction.

#### Symbols and Abbreviations:

The following symbols and abbreviations are used in the subsequent description of the 8080 instructions:

SYMBOLS	MEANING
accumulator	Register A
addr	16-bit address quantity
data	8-bit data quantity
data 16	16-bit data quantity
byte 2	The second byte of the instruction
byte 3	The third byte of the instruction
port	8-bit address of an I/O device
r,r1,r2	One of the registers A,B,C,D,E,H,L
DDD,SSS	The bit pattern designating one of the registers A,B,C,D,E,H,L (DDD=destination, SSS=source):

DDD or SSS	REGISTER NAME
111	A
000	B
001	C
010	D
011	E
100	H
101	L

rp One of the register pairs:  
B represents the B,C pair with B as the high-order register and C as the low-order register;  
D represents the D,E pair with D as the high-order register and E as the low-order register;  
H represents the H,L pair with H as the high-order register and L as the low-order register;  
SP represents the 16-bit stack pointer register.

RP The bit pattern designating one of the register pairs B,D,H,SP:

RP	REGISTER PAIR
00	B-C
01	D-E
10	H-L
11	SP

rh The first (high-order) register of a designated register pair.

rl The second (low-order) register of a designated register pair.

PC 16-bit program counter register (PCH and PCL are used to refer to the high-order and low-order 8 bits respectively).

SP 16-bit stack pointer register (SPH and SPL are used to refer to the high-order and low-order 8 bits respectively).

r<sub>m</sub> Bit m of the register r (bits are number 7 through 0 from left to right).

Z,S,P,CY,AC The condition flags:

Zero,  
Sign,  
Parity,  
Carry,  
and Auxiliary Carry, respectively.

( ) The contents of the memory location or registers enclosed in the parentheses.

← "Is transferred to"

∧ Logical AND

⊖ Exclusive OR

∨ Inclusive OR

+

— Two's complement subtraction

\*

⊗ Multiplication

↔ "Is exchanged with"

— The one's complement (e.g., ( $\bar{A}$ ))

n The restart number 0 through 7

NNN The binary representation 000 through 111 for restart number 0 through 7 respectively.

#### Description Format:

The following pages provide a detailed description of the instruction set of the 8080. Each instruction is described in the following manner:

1. The MAC 80 assembler format, consisting of the instruction mnemonic and operand fields, is printed in **BOLD**FACE on the left side of the first line.
2. The name of the instruction is enclosed in parenthesis on the right side of the first line.
3. The next line(s) contain a symbolic description of the operation of the instruction.
4. This is followed by a narrative description of the operation of the instruction.
5. The following line(s) contain the binary fields and patterns that comprise the machine instruction.


*Courtesy of the Intel Corporation,  
Santa Clara, California 95051*

6. The last four lines contain incidental information about the execution of the instruction. The number of machine cycles and states required to execute the instruction are listed first. If the instruction has two possible execution times, as in a Conditional Jump, both times will be listed, separated by a slash. Next, any significant data addressing modes (see Page 4-2) are listed. The last line lists any of the five Flags that are affected by the execution of the instruction.

#### DATA TRANSFER GROUP

This group of instructions transfers data to and from registers and memory. *Condition flags are not affected by any instruction in this group.*

##### MOV r1, r2



*This description of an 8080A instruction, and others like it in succeeding pages, appears in the Intel 8080 Microcomputer Systems User's Manual and is re-printed in this text through the courtesy of the Intel Corporation, Santa Clara, California 95051*


The MOV r1, r2 instruction transfers data from the specified source register S (or r2) to the specified destination register D (or r1). The source or destination may be any of the single registers B, C, D, H, or L, the accumulator A, and M (the contents of the memory address specified by the register pair H,L). In the three-octal-digit byte, the first digit is always a 1. The second and third octal digits vary depending upon the source and destination. The octal instruction, 166, is a halt rather than a MOV instruction. The contents of the source register are not changed during a MOV instruction; you are duplicating the register contents somewhere else.

##### MOV r,M

The MOV r,M instruction transfers data from M (the contents of the memory address specified by the register pair H,L) to the specified destination register D, which may be any of the single registers B, C, D, H, or L or the accumulator, A. You duplicate the contents of the memory address into a register; the contents of memory remain unchanged.




**MOV r, M** (Move from memory)  
 $(r) \leftarrow ((H) (L))$   
 The content of the memory location, whose address is in registers H and L, is moved to register r.



Cycles: 2  
 States: 7  
 Addressing: reg. indirect  
 Flags: none

**MOV M, r**

**MOV M, r** (Move to memory)  
 $((H) (L)) \leftarrow (r)$   
 The content of register r is moved to the memory location whose address is in registers H and L.




Cycles: 2  
 States: 7  
 Addressing: reg. indirect  
 Flags: none

The **MOV M, r** instruction transfers data from the specified source register S to M (the memory address specified by the register pair H, L). The source register may be any of the single registers B, C, D, E, H, or L or the accumulator A. The register contents are duplicated in memory; the contents of the register remain unchanged.

**MVI r, data**

**MVI r, data** (Move Immediate)  
 $(r) \leftarrow (\text{byte 2})$   
 The content of byte 2 of the instruction is moved to register r.



Cycles: 2  
 States: 7  
 Addressing: immediate  
 Flags: none

The MVI r,data instruction transfers data from the second byte of the two-byte instruction to the specified destination register D (or r). The term *immediate* refers to the fact that the data byte is contained within the multi-byte instruction. The specified destination register may be any of the single registers B, C, D, E, H, or L, the accumulator A, and M (the contents of the memory address specified by the register pair H,L). When the destination is M, you have the instruction MVI M,data, which is discussed below. The data can be any 8-bit binary number between 00000000 and 11111111.

#### MVI M,data

MVI M,data (Move to memory immediate)  
 (H) (L) ← (byte 2)  
 The content of byte 2 of the instruction is moved to the memory location whose address is in registers H and L.

0	0	1	1	0	1	1	0
data							

Cycles: 3  
 States: 10  
 Addressing: immed./reg. indirect  
 Flags: none

The MVI M,data instruction transfers data from the second byte of the instruction to M (the memory address specified by the register pair H,L). The data can be any 8-bit binary number between 00000000 and 11111111.

#### LXI rp,data 16


LXI rp,data 16 (Load register pair immediate)  
 (rh) ← (byte 3),  
 (rl) ← (byte 2)  
 Byte 3 of the instruction is moved into the high-order register (rh) of the register pair rp. Byte 2 of the instruction is moved into the low-order register (rl) of the register pair rp.

0	0	R	P	0	0	0	1
low-order data							
high-order data							

Cycles: 3  
 States: 10  
 Addressing: immediate  
 Flags: none

The LXI rp,data instruction causes a 16-bit data quantity contained in the second and third bytes of the instruction to be loaded into the register pair specified by RP. RP can be any of the double registers HL, DE, or BC or the stack pointer, which are represented by the mnemonics H, D, B, and SP, respectively. The second instruction byte is loaded into the LO registers L, E, C, or the LO eight bits of the stack pointer; the third instruction byte is loaded into the HI registers H, D, B, or the HI eight bits of the stack pointer. The 16-bit data word can vary from 0000000000000000 to 1111111111111111, in binary notation.

The following diagrams illustrate some of the characteristics of the MOV, MVI, and LXI instructions. Only two sets of MOV r1,r2 instructions are shown.




Note that LXI rp,data is equivalent to two MVI r,data instructions. Thus,

```
LXI B
<B2>
<B3>
```

is equivalent to

```
MVI B      (corresponds to <B3> in the LXI B instruction)
<B2>
MVI C      (corresponds to <B2> in the LXI B instruction)
<B2>
```

The second byte in a two-byte instruction is always referred to as <B2>. A single LXI rp,data instruction requires 10 states for its execution, whereas two MVI r,data instructions require a total of 14 states execution time. Thus, by using the LXI rp,data instruction, you save 4 states of execution time. In many cases, such a saving is unimportant.



### STA addr

**STA addr** (Store Accumulator direct)  
 ((byte 3)(byte 2)) ← (A)  
 The content of the accumulator is moved to the memory location whose address is specified in byte 2 and byte 3 of the instruction.

0	0	1	1	0	0	1	0
low-order addr							
high-order addr							

Cycles: 4  
 States: 13  
 Addressing: direct  
 Flags: none

The STA addr instruction permits you to store the contents of the accumulator directly into a memory location without the use of the register pair H,L. The address of the memory location is specified in the second and third bytes of the instruction. The LO address byte is byte 2 and the HI address byte is byte 3. The STA addr instruction is equivalent to the two instruction sequence


```
LXI H
<B2>
<B3>
MOV M,A
```

## LDA addr

## LDA addr (Load Accumulator direct)

(A)  $\leftarrow$  ((byte 3)(byte 2))

The content of the memory location, whose address is specified in byte 2 and byte 3 of the instruction, is moved to register A.



Cycles: 4  
 States: 13  
 Addressing: direct  
 Flags: none

The LDA addr instruction permits you to load the accumulator with the contents of the memory location specified by bytes <B2> and <B3> in the instruction. You need not use the H,L register pair. The LO address byte is <B2> and the HI address byte is <B3>. The LDA addr instruction is equivalent to the two instruction sequence,


```
LXI H
<B2>
<B3>
MOV A,M
```

## LHLD addr

## LHLD addr (Load H and L direct)

(L)  $\leftarrow$  ((byte 3)(byte 2))(H)  $\leftarrow$  ((byte 3)(byte 2) + 1)

The content of the memory location, whose address is specified in byte 2 and byte 3 of the instruction, is moved to register L. The content of the memory location at the succeeding address is moved to register H.



Cycles: 5  
 States: 16  
 Addressing: direct  
 Flags: none

This instruction is useful when memory locations contain address information. Thus, LHLD addr cause the H register to be loaded with the memory byte addressed by

bytes <B2> and <B3> in the instruction, i.e., addr. The H register is loaded with the memory byte located at addr + 1. Thus, you perform a 16-bit transfer of a memory address to the register pair H,L. Once you learn XCHG, you will observe that the section of code,

```
LHLD
<B2>
<B3>
XCHG
```


is functionally equivalent to

```
LXI H
<B2>
<B3>
MOV E,M
INX H
MOV D,M
```

The first section of code requires 20 states for execution; the second section of code requires 29 states.

#### XCHG

XCHG (Exchange H and L with D and E)  
 (H) ↔ (D)  
 (L) ↔ (E)  
 The contents of registers H and L are exchanged with  
 the contents of registers D and E.



Cycles: 1  
 States: 4  
 Addressing: register  
 Flags: none


The XCHG instruction causes the contents of the register pairs D,E and H,L to be exchanged. To be specific, the contents of registers D and H are exchanged, and the contents of registers E and L are exchanged. This instruction permits you to use register pair H,L as a memory address while another address is held in register pair D,E. You can modify the contents of register pair D,E without changing register pair H,L. For example, register pair H,L may specify a memory location that you use to modify register pair D,E. Two XCHG instructions in sequence,

```
XCHG
XCHG
```

is equivalent to a no operation.

## SHLD addr

SHLD addr (Store H and L direct)  
 ((byte 3)(byte 2)) ← (L)  
 ((byte 3)(byte 2) + 1) ← (H)  
 The content of register L is moved to the memory location whose address is specified in byte 2 and byte 3. The content of register H is moved to the succeeding memory location.



Cycles: 5  
 States: 16  
 Addressing: direct  
 Flags: none

The SHLD addr instruction causes the contents of the L register to be stored at the memory location given by bytes <B2> and <B3> in the instruction, *i.e.*, addr. The contents of the H register are stored in the memory location, addr + 1. In other words, you perform a 16-bit transfer of an address byte in register pair H,L to two successive memory locations, addr and addr + 1. This instruction is useful in creating a group of memory locations that contain address information rather than data. As with most 8080A instructions, byte <B2> is the LO address byte and byte <B3> is the HI address byte of addr.

The section of code,

```
XCHG
SHLD
<B2>
<B3>
```

is equivalent to the section of code,

```
LXI H
<B2>
<B3>
MOV M,E
INX H
MOV M,D
```

## LDAX rp

The LDAX rp instruction permits you to load the accumulator with the contents of the memory location addressed by a register pair other than register pair H,L. Thus, with LDAX B, you use register pair B,C to supply the 16-bit memory address; with LDAX D, you use register pair D,E to supply the address. The section of code,

```
LXI D
<B2>
<B3>
LDAX D
```

is functionally identical to

```
LXI H
<B2>
<B3>
MOV A,M
```

**LDAX rp** (Load accumulator indirect)  
 $(A) \leftarrow ((rp))$   
 The content of the memory location, whose address is in the register pair rp, is moved to register A. Note: only register pairs rp=B (registers B and C) or rp=D (registers D and E) may be specified.

0	0	R	P	1	0	1	0
---	---	---	---	---	---	---	---

Cycles: 2  
 States: 7  
 Addressing: reg. indirect  
 Flags: none

**STAX rp**

**STAX rp** (Store accumulator indirect)  
 $((rp)) \leftarrow (A)$   
 The content of register A is moved to the memory location whose address is in the register pair rp. Note: only register pairs rp=B (registers B and C) or rp=D (registers D and E) may be specified.

0	0	R	P	0	0	1	0
---	---	---	---	---	---	---	---

Cycles: 2  
 States: 7  
 Addressing: reg. indirect  
 Flags: none

The STAX rp instruction permits you to store the contents of the accumulator in the memory location addressed by either register pair B,D or register pair D,E. The section of code,

```
LXI B
<B2>
<B3>
STAX B
```

is identical to



```
LXI H
<B2>
<B3>
MOV M,A
```

The significance of the STAX rp and LDAX rp instructions is that you can have three independent 16-bit memory addresses stored in the general purpose registers inside the 8080A microprocessor chip. Enough instructions are available to permit you to use all three addresses.

The condition flags are not affected by any of the instructions in the following list:

```
MOV r1,r2
MOV r,M
MOV M,r
MVI r, data
MVI M, data
LXI rp, data 16
STA addr
LDA addr
XCHG
LHLD addr
SHLD addr
LDAX rp
STAX rp
```

These instructions comprise the data transfer group in the 8080A microprocessor.

#### ARITHMETIC GROUP

This group of instructions performs arithmetic operations on data in registers and memory. *Unless indicated otherwise, all instructions in this group affect the Zero, Sign, Parity, Carry, and Auxiliary Carry flags according to standard rules.* All subtraction operations are performed via two's complement arithmetic and set the carry flag to one to indicate a borrow and clear it to indicate no borrow.

ADD r

ADD r (Add Register)

$(A) \leftarrow (A) + (r)$

The content of register r is added to the content of the accumulator. The result is placed in the accumulator.

1	0	0	0	0	S	S	S
---	---	---	---	---	---	---	---

Cycles: 1

States: 4


Addressing: register

Flags: Z,S,P,CY,AC

The ADD r instruction causes the contents of the source register S to be added to the contents of the accumulator. The source register can be any of the general purpose registers B, C, D, E, H, L, the accumulator A, or M (the contents of memory as addressed by register pair H,L). The ADD M instruction is described below. The instruction affects all four of the testable flag bits: Carry, Parity, Zero, and Sign. The Auxiliary Carry flag is also affected.

#### ADD M

**ADD M** (Add memory)  
 $(A) \leftarrow (A) + ((H) (L))$   
 The content of the memory location whose address is contained in the H and L registers is added to the content of the accumulator. The result is placed in the accumulator.




Cycles: 2  
 States: 7  
 Addressing: reg, indirect  
 Flags: Z,S,P,CY,AC

The ADD M instruction causes the contents of the memory location M, which is addressed by register pair H,L, to be added to the contents of the accumulator. The memory contents remain unchanged after the addition. The instruction affects all five flags and has two machine cycles.

#### ADI data

**ADI data** (Add immediate)  
 $(A) \leftarrow (A) + (\text{byte 2})$   
 The content of the second byte of the instruction is added to the content of the accumulator. The result is placed in the accumulator.




Cycles: 2  
 States: 7  
 Addressing: immediate  
 Flags: Z,S,P,CY,AC

The ADI data instruction causes the data present in the second byte of the instruction to be added to the contents of the accumulator. The instruction affects all five flags.

## ADC r and ADC M

**ADC r** (Add Register with carry) $(A) \leftarrow (A) + (r) + (CY)$ 


The content of register r and the content of the carry bit are added to the content of the accumulator. The result is placed in the accumulator.



Cycles: 1  
States: 4  
Addressing: register  
Flags: Z,S,P,CY,AC

**ADC M** (Add memory with carry) $(A) \leftarrow (A) + ((H) (L)) + (CY)$ 

The content of the memory location whose address is contained in the H and L registers and the content of the CY flag are added to the accumulator. The result is placed in the accumulator.



Cycles: 2  
States: 7  
Addressing: reg, indirect  
Flags: Z,S,P,CY,AC


To quote the *uCOM-8 Software Manual*: "In order to perform add and subtract operations, some special arithmetic instructions are required. Multiple digit arithmetic requires that two items be monitored and saved somewhere. These two items are the sum of the digits as they are added, and the presence or absence of a carry bit. When a carry bit is produced, it must be added to the sum of the next digits. Similarly, with subtract operations, the existence of a borrow must be detected so it can be deducted from the difference of the next digits. The Add with Carry and Subtract with Borrow instructions provide simple monitoring and saving of carry bits, making multi-digit addition and subtraction quite straightforward. ADC r, ADC M, and ACI data are the Add with Carry instructions. ADC r causes the contents of the source S to be added to the sum of the accumulator contents and the carry bit."

The ADC r and ADC M instructions are similar to the ADD r and ADD M instructions; the only difference is that the carry bit is added to the least-significant bit in the 8-bit accumulator byte. All flags are affected by these instructions. Memory location M is addressed by the contents of register pair H,L.

## ACI data

**ACI data** (Add immediate with carry) $(A) \leftarrow (A) + (\text{byte 2}) + (CY)$ 

The content of the second byte of the instruction and the content of the CY flag are added to the contents of the accumulator. The result is placed in the accumulator.



Cycles: 2  
States: 7  
Addressing: immediate  
Flags: Z,S,P,CY,AC


The ACI data instruction causes the 8-bit data quantity present in the second byte of the instruction to be added to the sum of the accumulator contents and the carry bit. The instruction affects all five flags.

#### SUB r and SUB M

##### SUB r (Subtract Register)

$(A) \leftarrow (A) - (r)$

The content of register r is subtracted from the content of the accumulator. The result is placed in the accumulator.



Cycles: 1

States: 4


Addressing: register

Flags: Z,S,P,CY,AC

##### SUB M (Subtract memory)

$(A) \leftarrow (A) - ((H) (L))$

The content of the memory location whose address is contained in the H and L registers is subtracted from the content of the accumulator. The result is placed in the accumulator.



Cycles: 2

States: 7

Addressing: reg. indirect

Flags: Z,S,P,CY,AC

The SUB r instruction causes the contents of the source register S to be subtracted from the accumulator. The source register can be any of the general purpose registers B, C, D, E, H, and L, the accumulator A, or M (the contents of memory as addressed by register pair H,L). All five flags are affected by the execution of this instruction. If you wish to clear the accumulator, the single instruction,

##### SUB A


which has an instruction code of 227, will do it.

#### SUI data

##### SUI data (Subtract immediate)

$(A) \leftarrow (A) - (\text{byte 2})$

The content of the second byte of the instruction is subtracted from the content of the accumulator. The result is placed in the accumulator.



Cycles: 2

States: 7

Addressing: immediate

Flags: Z,S,P,CY,AC

The SUI data instruction causes the 8-bit data quantity specified in the second


instruction byte to be subtracted from the accumulator. All five flags are affected.

#### SBB r and SBB M

##### SBB r (Subtract Register with borrow)

$$(A) \leftarrow (A) - (r) - (CY)$$

The content of register *r* and the content of the CY flag are both subtracted from the accumulator. The result is placed in the accumulator.




Cycles: 1  
States: 4  
Addressing: register  
Flags: Z,S,P,CY,AC

##### SBB M (Subtract memory with borrow)

$$(A) \leftarrow (A) - ((H) (L)) - (CY)$$

The content of the memory location whose address is contained in the H and L registers and the content of the CY flag are both subtracted from the accumulator. The result is placed in the accumulator.



Cycles: 2  
States: 7  
Addressing: reg. indirect  
Flags: Z,S,P,CY,AC


The SBB r instruction causes the contents of the source *S* to be subtracted from the difference of the accumulator contents and the borrow bit. The source register can be any of the general purpose registers B, C, D, E, H, and L; the accumulator A; or M, the contents of memory addressed by register pair H,L. All five flags are affected by the SBB r and SBB M instructions.

#### SBI data

##### SBI data (Subtract immediate with borrow)

$$(A) \leftarrow (A) - (\text{byte 2}) - (CY)$$

The contents of the second byte of the instruction and the contents of the CY flag are both subtracted from the accumulator. The result is placed in the accumulator.



Cycles: 2  
States: 7  
Addressing: immediate  
Flags: Z,S,P,CY,AC

The SBI data instruction causes the 8-bit data quantity specified in the second instruction byte to be subtracted from the difference of the accumulator contents and the borrow bit. All five flags are affected.

Some examples of the various addition and subtraction operations would be appropriate. Consider the following program:

```
ADD B
ADD C
```

If the initial register contents are A = 00111110, B = 11100000, and C = 00101111, and if the carry bit were initially zero, then the above section of code would yield the following result in the accumulator:

Carry bit			
0	0 0 1 1 1 1 1 0	Accumulator contents	
	+ 1 1 1 0 0 0 0 0	Register B contents	
1	0 0 0 1 1 1 1 0	Sum stored in accumulator	
	+ 0 0 1 0 1 1 1 1	Register C contents	
0	0 1 0 0 1 1 0 1	Sum' stored in accumulator	

Note carefully the behavior of the carry bit in this situation. If there is no carry out of the most significant bit (MSB) in the accumulator, the carry bit is cleared; if there is a carry out of the most significant bit in the accumulator during the addition, the carry bit is set. When you added B to the accumulator, you had a carry. When you added the contents of C to the sum, there was no carry. The carry from previous operations is not preserved, or "carried forward." Now let us contrast the above results with the behavior of the following section of code:

```
ADC B
ADC C
```

Assume the same initial values for registers A, B, C, and the carry bit. You would obtain the following results:

Carry bit			
0	0 0 1 1 1 1 1 0	Accumulator contents	
	+ 1 1 1 0 0 0 0 0	Register B contents	
1	0 0 0 1 1 1 1 0	Sum stored in accumulator	

So far, there is no difference. However, when we add the contents of register C to the above sum, we do observe a difference:

	0 0 0 1 1 1 1 0	Sum stored in accumulator
	+ 1	Carry bit
	+ 0 0 1 0 1 1 1 1	Register C contents
0	0 1 0 0 1 1 1 0	Sum'

Now consider the following section of code,

```
SUB B
SUB C
```

for the same initial values of registers A, B, C, and the carry bit. Note that if you perform a borrow out of the MSB of the accumulator, the carry bit is set; if no borrow occurs, the carry bit is cleared. You thus should observe the following:

Carry bit

0	0 0 1 1 1 1 1 0	Accumulator contents
-	1 1 1 0 0 0 0 0	Register B contents
1	0 1 0 1 1 1 1 0	Difference stored in accumulator
-	0 0 1 0 1 1 1 1	Register C contents
0	0 0 1 0 1 1 1 1	Difference' stored in accumulator

Now, let us perform subtraction operations using the SBB r instructions,

SBB B  
SBB C

We have the following results:

Carry bit

0	0 0 1 1 1 1 1 0	Accumulator contents
-	1 1 1 0 0 0 0 0	Register B contents
1	0 1 0 1 1 1 1 0	Difference stored in accumulator

When we perform the SBB C operation, we subtract the contents of register C from the difference between the borrow bit and the contents of the accumulator:

	0 1 0 1 1 1 1 0	Difference stored in accumulator
-	1	
-	0 0 1 0 1 1 1 1	Register C contents
0	0 0 1 0 1 1 1 0	Difference' stored in accumulator

The ADC r and SBB r instructions are used whenever you perform double or triple precision arithmetic operations. A *double precision* arithmetic operation is one which is performed on two 16-bit quantities to yield a 16-bit result. A *triple precision* is one which is performed on two 24-bit quantities to yield a 24-bit result. The above examples of addition and subtraction operations are courtesy of NEC Microcomputers, Inc. in their *μCOM-8 Software Manual*.

#### DAA

##### DAA (Decimal Adjust Accumulator)

The eight-bit number in the accumulator is adjusted to form two four-bit Binary-Coded-Decimal digits by the following process:

1. If the value of the least significant 4 bits of the accumulator is greater than 9 or if the AC flag is set, 6 is added to the accumulator.
2. If the value of the most significant 4 bits of the accumulator is now greater than 9, or if the CY flag is set, 6 is added to the most significant 4 bits of the accumulator.

NOTE: All flags are affected.

0	0	1	0	0	1	1	1
---	---	---	---	---	---	---	---


Cycles: 1  
States: 4  
Flags: Z,S,P,CY,AC

To quote the *μCOM-8 Software Manual*: "In order to perform operations in binary coded decimal (BCD), one special instruction is needed. When the 8080A CPU performs an arithmetic operation, it produces the result in binary. When working in BCD this does not produce the correct result. To remedy this, a DAA instruction is used. DAA stands for Decimal Adjust Accumulator, which is exactly what DAA does. The DAA instruction treats the 8-bit Accumulator as two 4-bit Accumulators. Through the use of a non-testable flag known as the Auxiliary Carry, the DAA operation adjusts the result of a binary addition operation to packed BCD."

"For addition, the DAA instruction causes the following operation. If the Auxiliary Carry is set to one or the least significant *nibble* (LSN) is greater than 9, six is added to the least significant nibble. Then, if the Carry flag is set to one or the most significant nibble is greater than 9, six is added to the most significant nibble (MSN)." The term, *nibble* is defined as,

*nibble*                      A group of four contiguous bits that usually represent a BCD digit.

The least significant nibble (LSN), most significant nibble (MSN), Accumulator, Auxiliary Carry flag (ACy), and Carry flag (Cy) can be represented as shown below:



*Courtesy of NEC Microcomputers, Inc.*

Assume, as is done in an example in the *μCOM-8 Software Manual*, that the Accumulator contains the BCD representation for 75 (MSN = 0111 and LSN = 0101) and that the B register contains the BCD representation for 38 (MSN = 0011 and LSN = 1000) and the carry flag is logic zero. The instruction, ADC B, produces the following result in the Accumulator:

Carry bit	Auxiliary Carry bit		
0	-	0 1 1 1 0 1 0 1	Accumulator contents
		+ 0 0 1 1 1 0 0 0	Register B contents
0	0	1 0 1 0 1 1 0 1	Sum stored in the accumulator

With the Auxiliary Carry, if the instruction causes a carry out of bit 3 and into bit 4 of the resulting value, the Auxiliary Carry flag is set; otherwise it is reset. In the above example, there is no carry out of bit 3 and into bit 4, so the Auxiliary Carry bit is zero after the operation.

The DAA command finds ACy reset to 0 and LSN = 1101. Because the LSN is greater than nine, six is added to it and the result is 0011 and ACy set to 1. Because the MSN is greater than nine, both six and the ACy is added to it to yield a result of 0001. The final decimal adjusted result after the DAA operation is,

1	1	0 0 0 1 0 0 1 1	Decimal adjusted sum
1	-	1        3	Decimal number



which is equivalent to the decimal number, 113. The DAA operation can be written as follows:

Carry bit	Auxiliary Carry bit				
0	0	1 0 1 0	1 1 0 1	Sum	
1	1	0 1 1 0	0 1 1 0	DAA Operation	
		0 0 0 1	0 0 1 1	Result of DAA Operation	
1	1	0 0 0 1	0 0 1 1	BCD	
1	-	1	3	Decimal number	

Thus,  $75 + 38 = 113$ .

"In actual operation, the DAA adjustment is done in parallel, rather than in the serial manner illustrated. However, this serial explanation, courtesy of the *uCOM-8 Software Manual* of NEC Microcomputers, Inc, is easier to understand and illustrates the adjustment better. The DAA instruction should immediately follow an addition or increment operation, as certain 8080A instructions alter the state of the auxiliary carry flag. Such an alteration could result in incorrect results."

There is an important difference between the Intel 8080A microprocessor chip and the equivalent chip, the *uCOM-8* chip of NEC Microcomputers, Inc. The *uCOM-8* chip has an extra non-testable flag called Subtract. We quote from the NEC Manual: "For addition, the Sub flag is set to zero. . . . For subtraction, Sub is set to one causing the following DAA operation. If ACy is set to one (a borrow occurred) six is subtracted from the LSN. Then if the Cy is set to one (a borrow occurred) six is subtracted from the MSN. The use of a DAA instruction immediately after an operation on two bytes in packed BCD format adjusts the result to two BCD digits and a carry or borrow in packed BCD format. Note that the DAA operations perform directly after subtraction, eliminating the need for 100s complement arithmetic for subtraction."

If you are doing considerable amounts of BCD manipulation, you would be interested in the *uCOM-8* chip in preference to the 8080A. However, such only would be the case if you require the full speed of the microcomputer. With additional instructions, the 8080A can easily accomplish the same task of producing a packed BCD format after a subtraction.

#### INR r and INR M

##### INR r (Increment Register)

$(r) \leftarrow (r) + 1$

The content of register r is incremented by one.

Note: All condition flags except CY are affected.

0	0	D	D	D	1	0	0
---	---	---	---	---	---	---	---

Cycles: 1

States: 5

Addressing: register

Flags: Z,S,P,AC

##### INR M (Increment memory)

$((H) (L)) \leftarrow ((H) (L)) + 1$

The content of the memory location whose address is contained in the H and L registers is incremented by one. Note: All condition flags except CY are affected.

0	0	1	1	0	1	0	0
---	---	---	---	---	---	---	---

Cycles: 3

States: 10

Addressing: reg. indirect

Flags: Z,S,P,AC

The INR r instruction causes a one to be added to the destination register D. The destination register can be any of the general purpose registers B, C, D, E, H, and L; the accumulator A; or M, the contents of memory as addressed by register pair H,L. All flags are affected except the carry flag.

#### DCR r and DCR M

**DCR r** (Decrement Register)  
 $(r) \leftarrow (r) - 1$   
 The content of register r is decremented by one.  
 Note: All condition flags **except** CY are affected.

0	0	D	D	D	1	0	1
---	---	---	---	---	---	---	---

Cycles: 1  
 States: 5  
 Addressing: register  
 Flags: Z,S,P,AC

**DCR M** (Decrement memory)  
 $((H)(L)) \leftarrow ((H)(L)) - 1$   
 The content of the memory location whose address is contained in the H and L registers is decremented by one. Note: All condition flags **except** CY are affected.

0	0	1	1	0	1	0	1
---	---	---	---	---	---	---	---

Cycles: 3  
 States: 10  
 Addressing: reg. indirect  
 Flags: Z,S,P,AC

The DCR r instruction causes a one to be subtracted from the destination register D. The destination register can be any of the general purpose registers B, C, D, E, H, and L; the accumulator A; or M, the contents of memory as addressed by register pair H,L. Only four of the five flags are affected; the carry flag remains unchanged.

#### INX rp and DCX rp

**INX rp** (Increment register pair)  
 $(rh)(rl) \leftarrow (rh)(rl) + 1$   
 The content of the register pair rp is incremented by one. Note: **No condition flags are affected.**

0	0	R	P	0	0	1	1
---	---	---	---	---	---	---	---

Cycles: 1  
 States: 5  
 Addressing: register  
 Flags: none

**DCX rp** (Decrement register pair)  
 $(rh)(rl) \leftarrow (rh)(rl) - 1$   
 The content of the register pair rp is decremented by one. Note: **No condition flags are affected.**

0	0	R	P	1	0	1	1
---	---	---	---	---	---	---	---


Cycles: 1  
 States: 5  
 Addressing: register  
 Flags: none

The INX rp causes the register pair specified by RP to be incremented by one; the DCX rp causes the register pair specified by RP to be decremented by one. RP can be the register pair specified by B, D, or H (corresponding to BC, DE, or HL) or the 16-bit stack pointer specified by SP. INX and DCX do not affect any flag bits; they are usually not used in arithmetic operations, their main

use being to increment or decrement 16-bit memory addresses.

#### DAD rp

**DAD rp** (Add register pair to H and L)  
 $(H) (L) \leftarrow (H) (L) + (rp) (rp)$   
 The content of the register pair *rp* is added to the content of the register pair H and L. The result is placed in the register pair H and L. Note: **Only the CY flag is affected.** It is set if there is a carry out of the double precision add; otherwise it is reset.



Cycles: 3  
 States: 10  
 Addressing: register  
 Flags: CY


According to the NEC Manual: "While the INX and DCS instructions allow incrementing and decrementing register pairs, the DAD, Double Add, instruction allows adding register pairs together. DAD *rp* causes the register pair specified by *RP* to be added to the contents of the HL register pair, with the result remaining in the HL HL pair. The Carry Flag is the only status flag affected by the DAD instruction. The instructions INX, DCX, and DAD allow the calculation of table lookup." Also used for indexed addressing and file data manipulation.

#### CMP r and CMP M

##### CMP r (Compare Register)

$(A) - (r)$

The content of register *r* is subtracted from the accumulator. The accumulator remains unchanged. The condition flags are set as a result of the subtraction. The Z flag is set to 1 if  $(A) = (r)$ . The CY flag is set to 1 if  $(A) < (r)$ .




Cycles: 1  
 States: 4  
 Addressing: register  
 Flags: Z,S,P,CY,AC

##### CMP M (Compare memory)

$(A) - ((H) (L))$

The content of the memory location whose address is contained in the H and L registers is subtracted from the accumulator. The accumulator remains unchanged. The condition flags are set as a result of the subtraction. The Z flag is set to 1 if  $(A) = ((H) (L))$ . The CY flag is set to 1 if  $(A) < ((H) (L))$ .



Cycles: 2  
 States: 7  
 Addressing: reg, indirect  
 Flags: Z,S,P,CY,AC

To quote the  $\mu$ COM-8 Software Manual: "CMP *r* and CMP *M* are used to compare two data quantities *without altering them*. CMP *r* compares the contents of the accumulator with one of the single registers B, C, D, E, H, and L; the accumulator A; or M, the memory location addressed by the H,L register pair. The instruction does not

affect any of the data registers, but affects the four flag bits Carry, Zero, Sign, and Parity. The compare instructions actually perform an internal subtraction of the source S from the accumulator. The flags are set on the basis of what would have been the result of the subtraction. Thus Zero is set if the quantities were equal, Sign is set if the result was negative (the most significant bit is logic 1), Parity is set if the result has even parity, and Carry is set if there is a borrow out of bit 7 (source data greater than Accumulator data)."

"Thus, in every case:

Carry is set if a borrow occurs; else reset;  
 Sign is set equal to the MSB of the result;  
 Zero is set if the result is zero; else reset;  
 Parity is set if the parity of the result is even; else reset.

The Compare instructions are best used for unsigned arithmetic comparison (numbers in the range of 0 to 255<sub>10</sub>), also called logical or character comparisons. For this case, the results for the Zero and Carry flags may be interpreted as follows:

Result of compare operation

Zero flag	Carry flag	Relationship between accumulator and register
1	X	Accumulator = register
X	1	Accumulator < register
1	1	Accumulator ≤ register
0	0	Accumulator > register
X	0	Accumulator ≥ register

NOTE: X = don't care


Thus, the relations { = , < , ≥ } may be tested using a single jump instruction, while { ≤ , > } require two. Note that if the operands are reversed, > replaces ≤ and < replaces ≥. "

CPI data

CPI data (Compare immediate)

(A) - (byte 2)

The content of the second byte of the instruction is subtracted from the accumulator. The condition flags are set by the result of the subtraction. The Z flag is set to 1 if (A) = (byte 2). The CY flag is set to 1 if (A) < (byte 2).



Cycles: 2  
 States: 7  
 Addressing: immediate  
 Flags: Z,S,P,CY,AC

The CPI data instruction is an immediate operation which compares the contents of the accumulator with the 8-bit quantity in the second byte of the instruction. The instruction affects all five flags, but only four of the flags produce useful results. The flags are set or cleared on the basis of what would have been the result of the subtraction. *The contents of the accumulator remain unchanged.* See the preceding discussion of the CMP r instruction for additional details.

It can be argued that the CMP r and CPI data instructions are logical rather than arithmetic operations. In view of the fact that an arithmetic operation--subtraction--is performed, we would include it in the group of arithmetic operations. The objective of the compare instructions is to produce decisions that are reflected in the logic states of the flag bits.

#### LOGICAL GROUP


This group of instructions performs logical, *i.e.*, Boolean, operations on data in registers and memory and on condition flags. Unless indicated otherwise, all instructions in this group affect the Zero, Sign, Parity, Auxiliary Carry, and Carry flags according to the standard rules.

##### ANA r and ANA M

###### ANA r (AND Register)

$$(A) \leftarrow (A) \wedge (r)$$

The content of register r is logically anded with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.



Cycles: 1

States: 4


Addressing: register

Flags: Z,S,P,CY,AC

###### ANA M (AND memory)

$$(A) \leftarrow (A) \wedge ((H) (L))$$

The contents of the memory location whose address is contained in the H and L registers is logically anded with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.



Cycles: 2

States: 7

Addressing: reg. indirect

Flags: Z,S,P,CY,AC

The ANA r instruction performs a *parallel bit-by-bit logical AND* of the contents of the accumulator and the contents of the source register S. The source register can be any of the general purpose registers B, C, D, E, H, and L; the accumulator A; or M, the contents of the memory location addressed by the register pair H,L. For example, the ANA B operation performs a bit by bit logic AND operation with the contents of register B and the contents of the accumulator. The special case of

##### ANA A


clears the Carry Flag and causes the Zero flag to be set if the result is zero, cleared if the result is not zero. All of the flags are affected by the ANA r instruction. Since  $A \cdot A = A$ , the data in the accumulator is not changed. This is a "trick" to clear the carry flag or simply test for zero in the accumulator.

## ANI data

## ANI data (AND immediate)

(A)  $\leftarrow$  (A)  $\wedge$  (byte 2)

The content of the second byte of the instruction is logically anded with the contents of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.



Cycles: 2  
 States: 7  
 Addressing: immediate  
 Flags: Z,S,P,CY,AC


The ANI data instruction performs a bit by bit logical AND of the contents of the accumulator with the contents of the second byte of the instruction. All flags are affected by the instruction.

## ORA r and ORA M

## ORA r (OR Register)

(A)  $\leftarrow$  (A)  $\vee$  (r)

The content of register r is inclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.




Cycles: 1  
 States: 4  
 Addressing: register  
 Flags: Z,S,P,CY,AC

## ORAM (OR memory)

(A)  $\leftarrow$  (A)  $\vee$  ((H) (L))

The content of the memory location whose address is contained in the H and L registers is inclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.



Cycles: 2  
 States: 7  
 Addressing: reg. indirect  
 Flags: Z,S,P,CY,AC


The ORA r instruction performs a *parallel bit-by-bit logical OR* of the contents of the accumulator and the contents of the source register S. The source register can be any of the general purpose registers B, C, D, E, H, and L; the accumulator A; or M, the contents of the memory location addressed by the register pair H,L. The command,

## ORA A

which has the octal instruction code 267, is a convenient way to clear the carry flag without affecting anything else. Both ORA r and a related two-byte instruction, ORI data, clear the Carry Flag and cause the Zero flag to be set if the result is zero, cleared if the result is not zero.

## ORI data

ORI data (OR Immediate)  
 $(A) \leftarrow (A) \vee (\text{byte 2})$   
 The content of the second byte of the instruction is inclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.




Cycles: 2  
 States: 7  
 Addressing: immediate  
 Flags: Z,S,P,CY,AC

The ORI data instruction performs a bit by bit logical OR of the contents of the accumulator with the contents of the second byte of the instruction. All flags are affected by the instruction.


## XRA r and XRA M

XRA r (Exclusive OR Register)  
 $(A) \leftarrow (A) \vee (r)$   
 The content of register r is exclusive-or'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.



Cycles: 1  
 States: 4  
 Addressing: register  
 Flags: Z,S,P,CY,AC

XRA M (Exclusive OR Memory)  
 $(A) \leftarrow (A) \vee ((H) (L))$   
 The content of the memory location whose address is contained in the H and L registers is exclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.



Cycles: 2  
 States: 7  
 Addressing: reg. indirect  
 Flags: Z,S,P,CY,AC

The XRA r instruction performs a *parallel bit-by-bit Exclusive-OR* of the contents of the accumulator and the contents of the source register S. The source register can be any of the general purpose registers B, C, D, E, H, and L; the accumulator A; or M, the memory location addressed by the register pair H,L. All flags are affected by the instruction.


## XRI data

The XRI data instruction performs a bit by bit logical Exclusive-OR of the contents of the accumulator with the contents of the second byte of the instruction. All flags are affected by the instruction.

XRI data (Exclusive OR immediate)

(A) ← (A) ∨ (byte 2)

The content of the second byte of the instruction is exclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.



Cycles: 2

States: 7

Addressing: immediate

Flags: Z,S,P,CY,AC

To quote the NEC Microcomputers, Inc. *µCOM-8 Software Manual*: "The above logic instructions will be used to implement a programming technique known as *masking*. Masking is a technique by which bits of an operand are selectively modified for use in a later operation. There are three general types of masking,

- o Clear all bits not operated upon
- o Set all bits not operated upon (seldom used)
- o Leave unaltered all bits not operated upon

The first two approaches are called *exclusive masking* and the third approach is called *inclusive masking*. For example, assume that the accumulator contains the following value,

Bit:	7	6	5	4	3	2	1	0	
	1	1	0	1	1	0	1	1	Accumulator contents

To test bit 3 for a zero or one and simultaneously clear the other bits, the accumulator is masked with 00001000. By using the instruction,

```
ANI
010
```

the accumulator will contain zeros with the Zero flag set if bit 3 had been a zero, and it will contain 010, in octal code, with the Zero flag cleared if bit 3 had been one."

"In order to set bit 3 to one and leave the other bits alone, the same bit pattern is used and the instruction,

```
ORI
010
```

is used. The result in this case is 1101110 in the accumulator."

"In order to set bit 3 to zero and leave the other bits alone, the accumulator is ANDed with 1111011, the complement of the mask of the first example. With the instruction,

```
ANI
367
```





the accumulator result is 11010110. These are the most commonly used bit manipulation operations, since masking is accomplished in one step. Many others



are possible, but they often require more than one instruction for implementation."

#### ROTATE INSTRUCTIONS

All of the 8080A rotate instructions are summarized in the diagram below:




## RAL and RAR

## RAL (Rotate left through carry)

$$(A_{n+1}) \leftarrow (A_n) ; (CY) \leftarrow (A_7)$$

$$(A_0) \leftarrow (CY)$$

The content of the accumulator is rotated left one position through the CY flag. The low order bit is set equal to the CY flag and the CY flag is set to the value shifted out of the high order bit. **Only the CY flag is affected.**




Cycles: 1  
States: 4  
Flags: CY

## RAR (Rotate right through carry)

$$(A_n) \leftarrow (A_{n+1}) ; (CY) \leftarrow (A_0)$$

$$(A_7) \leftarrow (CY)$$

The content of the accumulator is rotated right one position through the CY flag. The high order bit is set to the CY flag and the CY flag is set to the value shifted out of the low order bit. **Only the CY flag is affected.**



Cycles: 1  
States: 4  
Flags: CY

The RAL instruction, or Rotate Accumulator Left, causes the accumulator to rotate all bits one position to the left through the carry bit, i.e., a 9-bit rotate. Bit 7 transfers to the Carry flag, the Carry bit transfers to bit 0, bit 0 transfers to bit 1, bit 1 transfers to bit 2, and so on, as shown on the preceding page.

The RAR instruction, or Rotate Accumulator Right, causes the accumulator to rotate all bits one position to the right through the carry bit, i.e., a 9-bit rotate. Bit 0 transfers to the Carry flag, the Carry bit transfers to bit 7, bit 7 transfers to bit 6, and so on, as shown on the preceding page.


## RLC and RRC

## RLC (Rotate left)

$$(A_{n+1}) \leftarrow (A_n) ; (A_0) \leftarrow (A_7)$$

$$(CY) \leftarrow (A_7)$$

The content of the accumulator is rotated left one position. The low order bit and the CY flag are both set to the value shifted out of the high order bit position. **Only the CY flag is affected.**




Cycles: 1  
States: 1  
Flags: CY

## RRC (Rotate right)

$$(A_n) \leftarrow (A_{n+1}) ; (A_7) \leftarrow (A_0)$$

$$(CY) \leftarrow (A_0)$$

The content of the accumulator is rotated right one position. The high order bit and the CY flag are both set to the value shifted out of the low order bit position. **Only the CY flag is affected.**



Cycles: 1  
States: 4  
Flags: CY

The RLC instruction, or Rotate Left Circular, rotates the accumulator one bit to the left and into the Carry flag, as shown in the diagram on the preceding page.

The RRC instruction, or Rotate Right Circular, rotates the accumulator one bit to the right and into the Carry flag, as also shown on the preceding page.


In both of these instructions, the original information appearing in the Carry flag is lost.

## CMA

## CMA (Complement accumulator)

(A)  $\leftarrow$   $\bar{A}$ 

The contents of the accumulator are complemented (zero bits become 1, one bits become 0). **No flags are affected.**



Cycles: 1  
States: 4  
Flags: none

The CMA instruction complements the contents of the accumulator without affecting any of the flag bits. For example, if the accumulator contained 11010001, the

CMA


instruction would convert it to 00101110. Each individual bit is complemented.

## STC and CMC

## STC (Set carry)

(CY)  $\leftarrow$  1

The CY flag is set to 1. **No other flags are affected.**




Cycles: 1  
States: 4  
Flags: CY

## CMC (Complement carry)

(CY)  $\leftarrow$   $\bar{CY}$ 

The CY flag is complemented. **No other flags are affected.**



Cycles: 1  
States: 4  
Flags: CY

The STC instruction sets the Carry flag to logic 1; the CMC instruction complements the Carry flag. No other flag bits are affected.


## BRANCH GROUP

This group of instructions alters normal sequential program flow. *Condition flags are not affected by any instruction in this group.* The two types of branch instructions are unconditional and conditional. Unconditional transfers simply perform the specified operation on register PC, the program counter. Conditional transfers examine the status of one of the four process flags--Zero, Sign, Parity, or Carry--to determine if the specified branch operation is to be executed. The conditions that may be specified are as follows:

CONDITION	CCC
NZ — not zero (Z = 0)	000
Z — zero (Z = 1)	001
NC — no carry (CY = 0)	010
C — carry (CY = 1)	011
PO — parity odd (P = 0)	100
PE — parity even (P = 1)	101
P — plus (S = 0)	110
M — minus (S = 1)	111

NOTE: CCC is the three-bit code for the condition of the flag

JMP addr



JMP addr (Jump)  
 (PC) ← (byte 3) (byte 2)  
 Control is transferred to the instruction whose address is specified in byte 3 and byte 2 of the current instruction.

1	1	0	0	0	0	1	1
low-order addr							
high-order addr							


Cycles: 3  
 States: 10  
 Addressing: immediate  
 Flags: none

The *program counter* is the 16-bit register in the 8080A microprocessor chip that contains the memory address of the next instruction byte that must be executed in a computer program. The JMP addr instruction is simply a byte transfer instruction, in which the second and third instruction bytes are transferred directly to

the program counter. No arithmetic or logical operations are involved, and no flag bits are affected. The JMP instruction is a three-byte instruction that contains the 16-bit memory address to which program control is transferred. You can jump forwards or backwards to any of the 65,536 possible memory locations. The microprocessor chip does not remember the point from which it jumped, in distinct contrast to the behavior of the CALL and RET instructions discussed below.

The behavior of the JMP instruction can be understood with the aid of the diagram shown on the preceding page. The first JMP instruction, ①, is a backwards jump that creates a loop. JMP ② and JMP ③ transfer program control to the sub-program. The exit from the sub-program is to the same place, that designated by the JMP ④ instruction.

#### CALL addr and RET



**CALL addr (Call)**  
 $((SP) - 1) \leftarrow (PCH)$   
 $((SP) - 2) \leftarrow (PCL)$   
 $(SP) \leftarrow (SP) - 2$   
 $(PC) \leftarrow (\text{byte 3}) (\text{byte 2})$

The high-order eight bits of the next instruction address are moved to the memory location whose address is one less than the content of register SP. The low-order eight bits of the next instruction address are moved to the memory location whose address is two less than the content of register SP. The content of register SP is decremented by 2. Control is transferred to the instruction whose address is specified in byte 3 and byte 2 of the current instruction.

1	1	0	0	1	1	0	1
low-order addr							
high-order addr							

Cycles: 5

States: 17

Addressing: immediate/reg. indirect

Flags: none

**RET (Return)**  
 $(PCL) \leftarrow ((SP));$   
 $(PCH) \leftarrow ((SP) + 1);$   
 $(SP) \leftarrow (SP) + 2;$

The content of the memory location whose address is specified in register SP is moved to the low-order eight bits of register PC. The content of the memory location whose address is one more than the content of register SP is moved to the high-order eight bits of register PC. The content of register SP is incremented by 2.

1	1	0	0	1	0	0	1
---	---	---	---	---	---	---	---

Cycles: 3


States: 10

Addressing: reg. indirect

Flags: none

Many times you may want to branch out of a main program but return to it later. To do so, you must not only know your new destination, but you must somehow also remember your original location. To accomplish this, you have two types of instructions, call subroutine and return from subroutine. Here we shall discuss the unconditional instructions CALL addr and RET. To quote the NEC Microcomputers, Inc. manual: "The call instruction transfers control to a subroutine. The instruction CALL addr saves the incremented program counter on the pushdown *stack* and places the address in the program counter. The pushdown stack is a block of read/write memory addressed by a special 16-bit register known as the Stack Pointer which can be loaded by the user (LXI SP, data 16). The stack operates as a last-in-first-out memory (LIFO), with the Stack Pointer register addressing the most recent entry into the stack. The Return instruction causes the entry at the top of the stack to be placed into the Program Counter. Thus a CALL instruction transfers program control from the main program into the subroutine and a RET instruction transfers control back to the main program."

The location of the *stack* is usually at the higher memory addresses in the available memory of an 8080A-based microcomputer. In the diagram below, the stack is some distance from the main program or subroutines.



JNZ, JZ, JNC, JC, JPO, JPE, JP, and JM addr

Jcondition addr (Conditional jump)  
 If (CCC),  
 (PC) ← (byte 3) (byte 2)  
 If the specified condition is true, control is transferred to the instruction whose address is specified in byte 3 and byte 2 of the current instruction; otherwise, control continues sequentially.

1	1	C	C	C	0	1	0
low-order addr							
high-order addr							


Cycles: 3  
 States: 10  
 Addressing: immediate  
 Flags: none

In a conditional jump instruction, if the condition is satisfied, the second and third bytes of the instruction are transferred to the program counter and a jump occurs. If the condition is not satisfied, no changes occur to the program counter; program control passes to the instruction immediately following the jump.


The various conditions can be summarized as follows:

- NZ: The 8-bit result of the immediately preceding arithmetic or logical operation is Not equal to Zero, i.e., the Zero flag is cleared.
- Z: The 8-bit result of the immediately preceding arithmetic or logical operation is equal to Zero, i.e., the Zero flag is set.
- NC: The 8-bit result of the immediately preceding arithmetic or logical operations produces No Carry out of the most significant bit; or, the Carry flag is cleared.
- C: The 8-bit result of the immediately preceding arithmetic or logical operation produces a Carry out of the most significant bit; or, the Carry flag is set.
- PO: The 8-bit result of the immediately preceding arithmetic or logical operation has a Parity that is Odd, i.e., the Parity flag is cleared.
- PE: The 8-bit result of the immediately preceding arithmetic or logical operation has a Parity that is Even, i.e., the Parity flag is set.
- P: The 8-bit result of the immediately preceding arithmetic or logical operation produces a MSB that has a Plus sign, i.e., the Sign flag is cleared.
- M: The 8-bit result of the immediately preceding arithmetic or logical operation produces a MSB that has a Minus sign, i.e., the Sign flag is set.

The value of CCC that corresponds to each of the conditions has been shown several pages back. The behavior of two of the conditional instructions, JNZ and JZ, can be understood with the aid of the diagram below:



In the JNZ instruction, the jump occurs only if the 8-bit result of an arithmetic or logical operation is Not Zero. The decision symbol,



which is used in flowcharting, indicates that what happens next depends upon the state of the Zero flag. For JNZ, a jump occurs only if the Zero flag is cleared, i.e., at logic 0. For JZ, a jump occurs if the 8-bit result is equal to zero; in such a case, the Zero flag is at logic 1.

It is possible to become confused concerning the conditions NZ and Z. Note that NZ and Z refer to the 8-bit result of an operation, not to the logic state of the Zero flag. NZ means that the 8-bit result of an operation is not zero; Z means that the 8-bit result of an operation is zero (though the Zero flag is at logic 1). In this discussion, we have tried to demonstrate that a condition can be viewed in terms of the 8-bit result of an arithmetic/logic operation (NZ, Z, NC, C, PO, PE, P, or M) or in terms of the logic state of the individual flags that test the



result of an arithmetic/logic operation. We prefer the use of the 8-bit result of an ALU operation, including the letter symbols NZ, Z, NC, etc. We hope that we have not confused you.

CNZ, CZ, CNC, CC, CPO, CPE, CP, and CM addr

**Ccondition addr** (Condition call)  
 If (CCC),  
 $((SP) - 1) \leftarrow (PCH)$   
 $((SP) - 2) \leftarrow (PCL)$   
 $(SP) \leftarrow (SP) - 2$   
 $(PC) \leftarrow (\text{byte 3}) (\text{byte 2})$   
 If the specified condition is true, the actions specified in the CALL instruction (see above) are performed; otherwise, control continues sequentially.

1	1	C	C	C	1	0	0
low-order addr							
high-order addr							

Cycles: 3/5  
 States: 11/17  
 Addressing: immediate/reg. indirect  
 Flags: none

In a conditional call instruction, if the condition is satisfied, the subroutine at the memory location given in the second and third instruction bytes is called. The contents of the program counter are placed on the stack, so that a return instruction can return program control to the instruction immediately following the conditional call instruction.

If the condition is not satisfied, program execution passes to the instruction immediately following the conditional call instruction.

RNZ, RZ, RNC, RC, RPO, RPE, RP, and RM

**Rcondition** (Conditional return)  
 If (CCC),  
 $(PCL) \leftarrow ((SP))$   
 $(PCH) \leftarrow ((SP) + 1)$   
 $(SP) \leftarrow (SP) + 2$   
 If the specified condition is true, the actions specified in the RET instruction (see above) are performed; otherwise, control continues sequentially.


1	1	C	C	C	0	0	0
---	---	---	---	---	---	---	---


Cycles: 1/3  
 States: 5/11  
 Addressing: reg. indirect  
 Flags: none

In a conditional return instruction, if the condition is satisfied, a return occurs from the subroutine; the program counter contents on the stack are transferred to the program counter and program execution resumes at the instruction immediately after the subroutine call instruction.

If the condition is not satisfied, program execution passes to the instruction immediately following the conditional return instruction.

The conditional instructions, CZ, CNZ, RZ, and RNZ are depicted schematically in the diagrams given below. Remember, Z means that the Zero flag must be at logic 1 for a call or return to occur; otherwise, program control passes to the next instruction. NZ means that the Zero flag must be at logic 0 for a call or return to occur; otherwise, program control passes to the next instruction.





## RST n

## RST n (Restart)

((SP) - 1) ← (PCH)

((SP) - 2) ← (PCL)

(SP) ← (SP) - 2

(PC) ← 8 \* (NNN)

The high-order eight bits of the next instruction address are moved to the memory location whose

address is one less than the content of register SP.

The low-order eight bits of the next instruction address are moved to the memory location whose

address is two less than the content of register SP.

The content of register SP is decremented by two.

Control is transferred to the instruction whose address is eight times the content of NNN.

1	1	N	N	N	1	1	1
---	---	---	---	---	---	---	---

Cycles: 3

States: 11

Addressing: reg. indirect

Flags: none

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	N	N	N	0	0	0	0

Program Counter After Restart

To quote the *μCOM-8 Software Manual*: "The EI (Enable interrupt) and DI (disable interrupt) instructions provide control over the acceptance of an interrupt request. With this control established, the next problem to be resolved is how does the external device indicate to the processor where the desired interrupt routine is located. The 8080A accomplishes this identification by allowing the device to supply one instruction when the interrupt is acknowledged. Although any 8080A instruction can be specified, only two are of practical value: a Call instruction, CALL, and a Restart instruction, RST. . . . A RST instruction is actually a specialized type of CALL. The instruction RST n is a call to one of eight locations in memory specified by an integer expression in the range, 0 through 7 in octal code, indicated by N. The locations specified by the integers 0 through 7 are listed below.

Value of N	Location called
0	HI = 000 and LO = 000
1	HI = 000 and LO = 010
2	HI = 000 and LO = 020
3	HI = 000 and LO = 030
4	HI = 000 and LO = 040
5	HI = 000 and LO = 050
6	HI = 000 and LO = 060
7	HI = 000 and LO = 070

A RST instruction causes the incremented program counter to be pushed onto the

stack exactly as a CALL instruction does. It then loads the program counter with HI = 000 and LO = 0N0, where N is 0 through 7. Thus, RST 4 causes the program counter to be pushed onto the stack and HI = 000 and LO = 040 to be entered into the program counter."

"Program execution then continues from the restart location. If the device service routine requires more than eight bytes to service (as most do), the instruction placed at the Restart point must jump to the interrupt service subroutine. Since RST is actually a specialized subroutine call, the interrupt service subroutine *must end with a return instruction*, to return control to the interrupted program by popping the return address."

"Since the 8080A has only eight RST instructions, any additional levels of interrupt must be implemented using CALL instructions. This means a CALL addr instruction must be supplied by the interrupting device, which is somewhat more difficult to implement in hardware because CALL is a 3-byte instruction. However, once implemented, a direct call to a routine is slightly faster than a Restart and subsequent jump operation. Although this is not a major factor, this difference in response speed should be considered when determining how to implement interrupt service routines. The primary benefit realized by using the CALL approach is that n-way interrupt vectoring is achieved in hardware, eliminating the need for software in low order memory (for RST processing). This frees those memory locations for use by user programs and removes a constraint from the system memory design."


#### PCHL

**PCHL** (Jump H and L indirect -- move H and L to PC)

(PCH) ← (H)

(PCL) ← (L)

The content of register H is moved to the high-order eight bits of register PC. The content of register L is moved to the low-order eight bits of register PC.



Cycles: 1

States: 5

Addressing: register

Flags: none

The PCHL instruction causes the program counter to be loaded with the contents of the HL register pair. Program execution then continues at the point designated by the content of HL. In effect, this is a jump instruction, but since the HL register pair can be operated upon arithmetically, it allows the implementation of a variety of calculated jumps. The instruction sequence,

```
LXI H
<B2>
<B3>
PCHL
```

is identical in function to

```
JMP
<B2>
<B3>
```

## STACK, I/O, AND MACHINE CONTROL GROUP


This group of instructions performs I/O, manipulates the Stack, and alters internal control flags. Unless otherwise specified, *condition flags are not affected by any instructions in this group.*

## PUSH rp and POP rp

## PUSH rp (Push)

$((SP) - 1) \leftarrow (rh)$   
 $((SP) - 2) \leftarrow (rl)$   
 $(SP) \leftarrow (SP) - 2$

The content of the high-order register of register pair rp is moved to the memory location whose address is one less than the content of register SP. The content of the low-order register of register pair rp is moved to the memory location whose address is two less than the content of register SP. The content of register SP is decremented by 2. **Note: Register pair rp = SP may not be specified.**




Cycles: 3  
 States: 11  
 Addressing: reg. indirect  
 Flags: none

## POP rp (Pop)

$(rl) \leftarrow ((SP))$   
 $(rh) \leftarrow ((SP) + 1)$   
 $(SP) \leftarrow (SP) + 2$

The content of the memory location, whose address is specified by the content of register SP, is moved to the low-order register of register pair rp. The content of the memory location, whose address is one more than the content of register SP, is moved to the high-order register of register pair rp. The content of register SP is incremented by 2. **Note: Register pair rp = SP may not be specified.**





Cycles: 3  
 States: 10  
 Addressing: reg. indirect  
 Flags: none

To quote the *μCOM-8 Software Manual*: "Two special instructions enable programmers to save and restore the registers using the stack, PUSH and POP. PUSH rp causes the register pair specified by RP to be placed at the top of the stack. The stack is a special portion of read/write memory designated by the user and treated as a last-in-first-out (LIFO) memory through the use of a 16-bit Stack Pointer. A PUSH operation causes the Stack Pointer to decrement by one and store the most significant register (the HI register) in memory at this new location specified by the Stack Pointer. The Stack Pointer is then decremented again and the least significant register (the LO register) is then stored in memory at that address. For a POP operation, the data at the memory location addressed by the Stack Pointer is moved into the least significant register (the LO register, which can be C, E, or L); the Stack Pointer is incremented and the data at the new memory location is loaded into the most significant register (the HI register, which can be B, D, or H). The Stack Pointer is then incremented again."

"For both PUSH and POP operations, the register pair, RP, may be one of the three double registers BC, DE, or HL (identified as B, D, and H, respectively) or the contents of the Flag register and the Accumulator, indicated by PSW (which stands for program status word)."

The PUSH and POP instructions are represented schematically in the figure on the following page. In this diagram, SP is the original stack pointer location before the PUSH or POP instruction.




## PUSH psw and POP psw

## PUSH PSW (Push processor status word)

$((SP) - 1) \leftarrow (A)$   
 $((SP) - 2)_0 \leftarrow (CY), ((SP) - 2)_1 \leftarrow 1$   
 $((SP) - 2)_2 \leftarrow (P), ((SP) - 2)_3 \leftarrow 0$   
 $((SP) - 2)_4 \leftarrow (AC), ((SP) - 2)_5 \leftarrow 0$   
 $((SP) - 2)_6 \leftarrow (Z), ((SP) - 2)_7 \leftarrow (S)$   
 $(SP) \leftarrow (SP) - 2$

The content of register A is moved to the memory location whose address is one less than register SP. The contents of the condition flags are assembled into a processor status word and the word is moved to the memory location whose address is two less than the content of register SP. The content of register SP is decremented by two.




Cycles: 3  
 States: 11  
 Addressing: reg. indirect  
 Flags: none

## POP PSW (Pop processor status word)

$(CY) \leftarrow ((SP))_0$   
 $(P) \leftarrow ((SP))_2$   
 $(AC) \leftarrow ((SP))_4$   
 $(Z) \leftarrow ((SP))_6$   
 $(S) \leftarrow ((SP))_7$   
 $(A) \leftarrow ((SP) + 1)$   
 $(SP) \leftarrow (SP) + 2$

The content of the memory location whose address is specified by the content of register SP is used to restore the condition flags. The content of the memory location whose address is one more than the content of register SP is moved to register A. The content of register SP is incremented by 2.



Cycles: 3  
 States: 10  
 Addressing: reg. indirect  
 Flags: Z,S,P,CY,AC

## FLAG WORD

D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
S	Z	0	AC	0	P	1	CY

*Courtesy of the Intel Corporation*

The letters, PSW, stand for *processor status word*, which is the contents of the accumulator and the five status flags. We refer you to the description of the PUSH rp and POP rp instructions on the preceding pages. The flag register, F, is regarded as the most significant register and the accumulator, A, is regarded as the least significant register. The program status word is important because it save the actual machine status as determined by the five flag bits. When it is restored, machine operation can resume in the correct state, regardless of how the subroutine which interrupted affected the flags.

In the  $\mu$ COM-8 integrated circuit chip, which is essentially identical in function to the 8080A microprocessor chip, there is an extra status flag, SUB. In the flag register, SUB occupies the D<sub>5</sub> bit position. In addition, the D<sub>5</sub> bit position is at logic 1 rather than at logic 0 (which is the case for the 8080A chip). We consider the SUB flag to be a useful feature of 8080A-type microprocessors, and hope that it becomes incorporated in future versions of the chip by manufacturers such as Texas Instruments, National Semiconductor, Intel, etc.



An example of the operation of the Stack is given on the following page. The section of code employed is,

	<i>Subroutine</i>
CALL	PUSH B
<B2>	PUSH D
<B3>	PUSH H
	PUSH PSW

The stack pointer originally was located at HI = 003 and LO = 303. After the CALL subroutine instruction, the two program counter bytes are pushed onto the stack and the stack pointer moves to HI = 003 and LO = 301. Note that the HI program counter byte goes on the stack first, but comes off the stack last. A succession of four PUSH instructions load the stack with the contents of the six general purpose register, the accumulator, and the flag register. After all of this, stack pointer (SP) location is HI = 003 and LO = 271, the top filled location on the stack.

Once the subroutine has been executed, there is the problem of removing the contents of the stack and placing them back into the 8080A microprocessor chip. The section of code, located at the end of the subroutine, that accomplishes this is,

```
POP PSW
POP H
POP D
POP B
RET
```


In each case, the LO byte comes off the stack first. Recall that in three-byte instructions, the LO byte is always the second byte of the instruction. Thus, the 8080A chip is consistent in its handling of 16-bit address words. Once the contents of the stack have been popped off, the stack pointer resumes its original location of HI = 003 and LO = 303.

Registers can be pushed and popped in any order. However, the program counter is almost always pushed first and popped last. The caution that you must observe is that you must pop registers in the reverse order with which you pushed them. For example, with the stack configuration shown on the following page, if you executed the following section of code at the end of the subroutine,

```
POP PSW
POP B
POP H
POP D
RET
```

you would encounter problems with the execution of the main program. The original register contents would not be returned to their original locations. The chip would attempt to execute the program, but there is not much chance of a useful result.

If you do not need to push registers on a stack during a subroutine call, do not do so. Store only that information on the stack which is needed by the 8080A chip when it resumes the main program.



## The Stack


Figure 18-3. The "stack."

## XTHL

XTHL (Exchange stack top with H and L)

(L)  $\leftrightarrow$  ((SP))(H)  $\leftrightarrow$  ((SP) + 1)

The content of the L register is exchanged with the content of the memory location whose address is specified by the content of register SP. The content of the H register is exchanged with the content of the memory location whose address is one more than the content of register SP.



Cycles: 5

States: 18

Addressing: reg. indirect

Flags: none


The XTHL instruction is used to exchange the contents of the HL register pair with the top pair of items on the Stack. The contents of the top location, the one addressed by the stack pointer SP, are exchanged with the contents of register L. The stack pointer is incremented, and the contents of memory addressed by this new value of SP, are exchanged with the contents of register H.

## SPHL

SPHL (Move HL to SP)

(SP)  $\leftarrow$  (H) (L)

The contents of registers H and L (16 bits) are moved to register SP.



Cycles: 1

States: 5

Addressing: register

Flags: none


The SPHL instruction is used to load the stack pointer register with the contents of the register pair H,L. The contents of L are placed in the LO eight bits of the stack pointer, and the contents of H are placed in the HI eight bits of the stack pointer. As pointed out in the NEC Microcomputers, Inc. manual: "The SPHL instruction can be used to load the stack pointer with a value which has been computed using the double register arithmetic operations available with the HL register pair. This should always be done with care, since it is easy to lose track of where the stack pointer is pointing, with subsequent loss of stack content."

## OUT port

The OUT port instruction moves the 8-bit contents of the accumulator to the output port specified by the second byte of the instruction. Two hundred and fifty-six

unique output ports can be selected. During the third machine cycle of the instruction, the device code appears on the address bus, an OUT control pulse is generated, and the contents of the accumulator appear on the external bidirectional data bus.


**OUT port** (Output)  
(data)  $\leftarrow$  (A)  
The content of register A is placed on the eight bit bi-directional data bus for transmission to the specified port.



Cycles: 3  
States: 10  
Addressing: direct  
Flags: none

#### IN port

**IN port** (Input)  
(A)  $\leftarrow$  (data)  
The data placed on the eight bit bi-directional data bus by the specified port is moved to register A.




Cycles: 3  
States: 10  
Addressing: direct  
Flags: none

The IN port instruction permits the 8080A chip to read the data present at the input port given by the second byte of the instruction. Two hundred and fifty-six unique input ports can be addressed. During the third machine cycle of the instruction, the device code for the input device appears on the address bus, an IN control signal appears on the control bus, and information appearing on the bidirectional data bus also appears in the accumulator.


#### EI and DI

**EI** (Enable interrupts)  
The interrupt system is enabled following the execution of the next instruction.



Cycles: 1  
States: 4  
Flags: none

**DI** (Disable interrupts)  
The interrupt system is disabled immediately following the execution of the DI instruction.




Cycles: 1  
States: 4  
Flags: none

To quote the NEC Microcomputers, Inc. *μCOM-8 Software Manual*: "Whether the 8080A responds to an interrupt request is determined by the state of an internal interrupt flip-flop, INTE. When this flip-flop is set to one, the processor responds to interrupts. When it is reset to zero, the processor ignores interrupt requests. The INTE flip-flop is affected by both program control and system operation. System operations which affect INTE are a system reset and the acknowledgement of an interrupt. Both operations clear INTE and thus disable the interrupt facility. If further interrupts are to be acknowledge after a Reset or Acknowledge Interrupt, the program must re-enable the flip-flop. Two instructions, EI, Enable Interrupt, and DI, Disable Interrupt, provide programmed control of the INTE flip-flop. The EI instruction sets the INTE flip-flop to one, enabling the interrupt facility, while the DI instruction clears the INTE flip-flop to zero, disabling the interrupt facility. Thus if it is desired that a section of the program be executed with high speed and without the possibility of being interrupted, the DI instruction may be used to disable interrupts for that section of code. After the section is complete, EI re-enables the interrupt facility. Since the acknowledgement of an interrupt request resets the INTE flip-flop to zero, an EI should be the first instruction in any routine that services interrupts. (This assumes that the interrupt acknowledge resets the interrupt request. This must be done to prevent hanging up the 8080A processor.) An exception should be made when servicing the fastest I/O device. To avoid disturbing service to this I/O unit, the INTE flip-flop should be enabled at the end of the routine."

### HLT

**HLT** (Halt)  
The processor is stopped. The registers and flags are unaffected.




Cycles: 1  
States: 7  
Flags: none

*Courtesy of the Intel Corporation*

The HLT instruction causes the processor to suspend operation until the 8080A chip receives a RESET signal or receives an interrupt request signal (INT). The processor accepts the INT request regardless of the condition of the internal interrupt flip-flop. After processing the interrupt, instruction execution continues at the next location after the Halt command.

### NOP

**NOP** (No op)  
No operation is performed. The registers and flags are unaffected.



Cycles: 1  
States: 4  
Flags: none

The NOP instruction does absolutely nothing except consume a location in memory and take up four states during program execution. It is used for program debugging, in which extra NOP instructions are placed in a program for subsequent modification. When deletions are made to a program, NOPs should be inserted in their place.

\*\*\*

With the aid of material in the *Intel 8080 Microcomputer Systems User's Manual* and the NEC Microcomputers, Inc. *μCOM-8 Software Manual*, we have provided a detailed description of the individual instructions of the 8080A microprocessor chip. We are grateful to both the Intel Corporation and NEC Microcomputers, Inc. for their kind permission to let us use information in their manuals. If you are a serious user of the 8080A chip, you should have both manuals in your possession.

## INSTRUCTION SET

## Summary of Processor Instructions

Mnemonic	Description	Instruction Code <sup>(1)</sup>								Clock <sup>(2)</sup> Cycles
		D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	
MOV r, r	Move register to register	0	1	0	0	0	0	0	0	5
MOV r, M	Move register to memory	0	1	1	0	0	0	0	0	7
MOV M, r	Move memory to register	0	1	0	0	0	1	1	0	7
HLT	Halt	0	1	1	1	0	1	1	0	7
MVI r, r	Move immediate register	0	0	0	0	0	1	1	0	7
MVI M, r	Move immediate memory	0	0	1	1	0	1	1	0	10
INB r	Increment register	0	0	0	0	0	1	0	0	5
DCR r	Decrement register	0	0	0	0	0	1	0	1	5
INB M	Increment memory	0	0	1	1	0	1	0	0	10
DCR M	Decrement memory	0	0	1	1	0	1	0	1	10
ADD r	Add register to A	1	0	0	0	0	0	0	0	4
ADC r	Add register to A with carry	1	0	0	0	1	0	0	0	4
SUB r	Subtract register from A	1	0	0	1	0	0	0	0	4
SBB r	Subtract register from A with borrow	1	0	0	1	1	0	0	0	4
ANA r	And register with A	1	0	1	0	0	0	0	0	4
XRA r	Exclusive Or register with A	1	0	1	0	1	0	0	0	4
ORA r	Or register with A	1	0	1	1	0	0	0	0	4
CMP r	Compare register with A	1	0	1	1	1	0	0	0	4
ADD M	Add memory to A	1	0	0	0	0	1	1	0	7
ADC M	Add memory to A with carry	1	0	0	0	1	1	0	1	7
SUB M	Subtract memory from A	1	0	0	1	0	1	1	0	7
SBB M	Subtract memory from A with borrow	1	0	0	1	1	1	0	1	7
ANA M	And memory with A	1	0	1	0	0	1	1	0	7
XRA M	Exclusive Or memory with A	1	0	1	0	1	1	1	0	7
ORA M	Or memory with A	1	0	1	1	0	1	1	0	7
CMP M	Compare memory with A	1	0	1	1	1	1	1	0	7
ADI	Add immediate to A	1	1	0	0	0	1	1	0	7
ACI	Add immediate to A with carry	1	1	0	0	1	1	1	0	7
SUI	Subtract immediate from A	1	1	0	1	0	1	1	0	7
SBI	Subtract immediate from A with borrow	1	1	0	1	1	1	1	0	7
ANI	And immediate with A	1	1	1	0	0	1	1	0	7
XRI	Exclusive Or immediate with A	1	1	1	0	1	1	1	0	7
ORI	Or immediate with A	1	1	1	1	0	1	1	0	7
CPI	Compare immediate with A	1	1	1	1	1	1	1	0	7
RLC	Rotate A left	0	0	0	0	0	1	1	1	4
RRC	Rotate A right	0	0	0	0	1	1	1	1	4
RAL	Rotate A left through carry	0	0	0	1	0	1	1	1	4
RAR	Rotate A right through carry	0	0	0	1	1	1	1	1	4
JMP	Jump unconditional	1	1	0	0	0	0	1	1	10
JC	Jump on carry	1	1	0	1	1	0	1	0	10
JNC	Jump on no carry	1	1	0	1	0	1	0	1	10
JZ	Jump on zero	1	1	0	0	1	0	1	0	10
JNZ	Jump on no zero	1	1	0	0	0	1	0	1	10
JP	Jump on positive	1	1	1	1	0	0	1	0	10
JM	Jump on minus	1	1	1	1	0	1	0	1	10
JPE	Jump on parity even	1	1	1	0	1	0	1	0	10
JPO	Jump on parity odd	1	1	1	0	0	1	0	10	
CALL	Call unconditional	1	1	0	0	1	1	0	1	17
CC	Call on carry	1	1	0	1	1	1	0	0	17/17
CNC	Call on no carry	1	1	0	1	0	1	0	0	17/17
CZ	Call on zero	1	1	0	0	1	1	0	0	17/17
CNZ	Call on no zero	1	1	0	0	0	1	0	0	17/17
CP	Call on positive	1	1	1	1	0	0	0	0	17/17
CM	Call on minus	1	1	1	1	1	0	0	0	17/17
CPE	Call on parity even	1	1	1	0	1	0	0	0	17/17
CPO	Call on parity odd	1	1	1	0	0	1	0	0	17/17
RET	Return	1	1	0	1	0	0	1	10	
RC	Return on carry	1	1	0	1	1	0	0	0	5/11
RNC	Return on no carry	1	1	0	1	0	0	0	0	5/11
RZ	Return on zero	1	1	0	0	1	0	0	0	5/11
RNZ	Return on no zero	1	1	0	0	0	0	0	0	5/11
RP	Return on positive	1	1	1	1	0	0	0	0	5/11
RM	Return on minus	1	1	1	1	1	0	0	0	5/11
RPE	Return on parity even	1	1	1	0	1	0	0	0	5/11
RPO	Return on parity odd	1	1	1	0	0	0	0	0	5/11
RST	Reset	1	1	1	1	1	1	1	1	11
IN	Input	1	1	0	1	1	0	1	1	10
OUT	Output	1	1	0	1	0	0	1	1	10
LXI B	Load immediate register	0	0	0	0	0	0	0	0	10
LXI D	Load immediate register	0	0	0	1	0	0	0	1	10
LXI H	Load immediate register	0	0	1	0	0	0	0	1	10
LXI SP	Load immediate stack pointer	0	0	1	1	0	0	0	1	10
PUSH B	Push register Pair B & C on stack	1	1	0	0	0	1	0	1	11
PUSH D	Push register Pair D & E on stack	1	1	0	1	0	1	0	1	11
PUSH H	Push register Pair H & L on stack	1	1	1	0	0	1	0	1	11
PUSH PSW	Push A and Flags on stack	1	1	1	1	0	1	0	1	11
POP B	Pop register pair B & C off stack	1	1	0	0	0	0	1	1	10
POP D	Pop register pair D & E off stack	1	1	0	1	0	0	1	1	10
POP H	Pop register pair H & L off stack	1	1	1	0	0	0	1	1	10
POP PSW	Pop A and Flags off stack	1	1	1	1	0	0	1	1	10
STA	Store A direct	0	0	1	1	0	0	1	0	13
LDA	Load A direct	0	0	1	1	1	0	1	0	13
XCHG	Exchange D & E, H & L Registers	1	1	1	0	1	0	1	1	4
XTHL	Exchange top of stack, H & L	1	1	1	0	0	0	1	1	18
SPHL	H & L to stack pointer	1	1	1	1	1	0	0	1	5
PCHL	H & L to program counter	1	1	1	0	1	0	0	1	5
DAD B	Add B & C to H & L	0	0	0	0	1	0	0	1	10
DAD D	Add D & E to H & L	0	0	0	1	1	0	0	1	10
DAD H	Add H & L to H & L	0	0	1	0	1	0	0	1	10
DAD SP	Add stack pointer to H & L	0	0	1	1	0	0	0	1	10
STAX B	Store A indirect	0	0	0	0	0	1	0	1	7
STAX D	Store A indirect	0	0	0	1	0	0	1	1	7
LDAX B	Load A indirect	0	0	0	0	1	0	1	0	7
LDAX D	Load A indirect	0	0	0	1	1	0	1	0	7
INX B	Increment B & C registers	0	0	0	0	0	0	1	1	5
INX D	Increment D & E registers	0	0	0	1	0	0	1	1	5
INX H	Increment H & L registers	0	0	1	0	0	0	1	1	5
INX SP	Increment stack pointer	0	0	1	1	0	0	1	1	5
DCX B	Decrement B & C	0	0	0	0	1	0	1	1	5
DCX D	Decrement D & E	0	0	0	1	1	0	1	1	5
DCX H	Decrement H & L	0	0	1	0	1	0	1	1	5
DCX SP	Decrement stack pointer	0	0	1	1	1	0	1	1	5
CMA	Complement A	0	0	1	0	1	1	1	1	4
STC	Set carry	0	0	1	1	0	1	1	1	4
CMC	Complement carry	0	0	1	1	1	1	1	1	4
DAA	Decimal adjust A	0	0	1	0	0	0	1	1	4
SHLD	Store H & L direct	0	0	1	0	0	0	1	0	16
LHLD	Load H & L direct	0	0	1	0	1	0	1	0	16
EI	Enable interrupts	1	1	1	1	0	1	1	1	4
DI	Disable interrupts	1	1	1	1	0	0	1	1	4
NOP	No operation	0	0	0	0	0	0	0	0	4

NOTES: 1. DDD or SSS — 000 B — 001 C — 010 D — 011 E — 100 H — 101 L — 110 Memory — 111 A.  
2. Two possible cycle times, (5/11) indicate instruction cycles dependent on condition flags.

*Courtesy of the Intel Corporation,  
Santa Clara, California 95051*

## INTRODUCTION TO THE EXPERIMENTS

The following experiments provide a number of interesting programs that you may need if you are working with digital instrumentation.

Experiment No.	Comments
1	Demonstrates the execution of a routine that converts a two-digit BCD number into an 8-bit binary number.
2	Demonstrates the execution of a program that performs a 16-digit BCD addition of two numbers. The result must be less than or equal to 9,999,999,999,999,999.
3	Demonstrates the execution of a routine that converts a 16-bit binary number into a five BCD digit number.



## EXPERIMENT NO. 1

## PURPOSE

The purpose of this experiment is to load and execute a BCD Input and Direct Conversion to Binary Routine, No. 80-147 in the Intel Microcomputer User's Library. The program was developed by M. H. Gansler.

## PROGRAM

LO Memory address	Instruction byte	Mnemonic	Description
000	076	MVI A	Move immediate byte to the accumulator
001	*	-	Two-BCD-digit data byte that is to be converted to an 8-bit binary number
002	117	MOV C,A	Move contents of accumulator to register C
003	346	ANI	AND immediate byte with contents of the accumulator
004	017	017	Mask byte that masks out the most significant BCD digit
005	137	MOV E,A	Move contents of accumulator to register E
006	171	MOV A,C	Move contents of register C to the accumulator
007	346	ANI	AND immediate byte with contents of the accumulator
010	360	360	Mask byte that masks out the least significant BCD digit
011	017	RRC	Rotate the accumulator contents one bit to the right and into the carry flag
012	017	RRC	Same
013	117	MOV C,A	Move contents of accumulator into register C
014	017	RRC	Rotate the accumulator contents one bit to the right and into the carry flag
015	017	RRC	Same
016	201	ADD C	Add contents of register C to the contents of the accumulator

017	007	RLC	Rotate the accumulator contents one bit to the left and into the carry flag
020	203	ADD E	Add contents of register E to the contents of the accumulator
021	323	OUT	Output contents of accumulator to output port given in the next instruction byte
022	000	000	Device code for output port 0
023	166	HLT	Halt

## DISCUSSION

The program starts with the two-digit BCD number in the accumulator. The program can be a subroutine; substitute a RET instruction for the HLT instruction at memory address LO = 023. The above program can be located anywhere in memory. We located the origin of the program at HI = 003 and LO = 000.

## STEP 1

Load and execute the above program for the two-digit decimal number 56. The BCD equivalent is 01010110, or 56 in hexadecimal and 126 in octal. What binary number do you observe?

We observed 00111000 in binary, or 070 in octal.

## STEP 2

Change the BCD number at memory address HI = 003 and LO = 001 to the numbers given in the table below. Compare your results with the results that we observed.

Decimal number	Observed binary number	Predicted binary number
1		00000001
10		00001010
20		00010100
50		00110010
75		01001011
80		01010000
90		01011010
99		01100011

To confirm the last BCD-to-binary conversion,  $99 = 1 + 2 + 32 + 64$ . Yes, it works.

## EXPERIMENT NO. 2

## PURPOSE

The purpose of this experiment is to load and execute a 16-digit BCD addition subroutine, in which two BCD numbers are added together to produce a result that is less than or equal to 9,999,999,999,999,999. This program is listed and described in considerable detail in the *μCOM-8 Software Manual* and is given here courtesy of NEC Microcomputers, Inc. The program is started at memory location HI = 003 and LO = 024.

## PROGRAM

LO memory address	Instruction byte	Mnemonic	Description
024	021	LXI D	Load immediate two bytes into registers E and D, respectively
025	347	-	Registers D and E contain the 16-bit address of the least significant digits in the augend
026	003	-	
027	041	LXI H	Load immediate two bytes into registers L and H, respectively
030	357	-	Registers H and L contain the 16-bit address of the least significant digits in the addend
031	003	-	
ADD16: 032	365	PUSH PSW	Push the program status word onto the stack [NOTE: Make certain that you have loaded the stack pointer before you execute this program.]
033	305	PUSH B	Push the contents of register pair B,C onto the stack.
034	016	MVI C	Move the immediate byte into register C
035	010	-	Binary number equal to one-half the number of BCD digits. Thus, for 16 BCD digits, the octal code would be 010.
036	257	XRA A	Clear the accumulator and carry flag
LOOP2: 037	032	LDAX D	Load the accumulator from the memory location addressed by register pair D,E
040	216	ADC M	Add the contents of the memory location addressed by register pair H,L to the contents of the accumulator
041	047	DAA	Decimal adjust the contents of the accumulator

042	002	STAX D	Store the contents of the accumulator into the memory location addressed by register pair D,E
043	015	DCR C	Decrement contents of register C by 1
044	312	JZ	Jump to the memory location DONE2 if the contents of register C are zero
045	054	-	LO address byte of DONE2
046	003	-	HI address byte of DONE2
047	053	DCX H	Decrement contents of register pair H,L by 1
050	033	DCX D	Decrement contents of register pair D,E by 1
051	303	JMP	Jump to the memory location LOOP2
052	037	-	LO address byte of LOOP2
053	003	-	HI address byte of LOOP2
DONE2: 054	301	POP B	Pop contents of register pair B,C off of stack
055	361	POP PSW	Pop the program status word off of stack
056	172	MOV A,D	Move contents of register D to accumulator
057	323	OUT	Output contents of accumulator
060	001	001	Device code of port 1
061	173	MOV A,E	Move contents of register E to accumulator
062	323	OUT	Output contents of accumulator
063	000	000	Device code of port 0
064	166	HLT	Halt

## DISCUSSION

This program starts with a 16-digit BCD augend in LO memory addresses 340 through 347, with the least significant BCD digit in location 347 and the most significant BCD digit in location 340. The 16-digit BCD addend is initially in LO memory addresses 350 through 357, with the least significant BCD digit in location 357 and the most significant BCD digit in location 350. The terms, *addend* and *augend*, are defined as follows:<sup>2</sup>

*augend*                    In an arithmetic addition, the number increased by having another number (called the addend) added to it.

18-74

*addend*                    A quantity which, when added to another quantity (called the augend), produces a result called the sum.

Program execution starts at HI = 003 and LO = 024. The sum replaces the augend.

Consider an augend of 1,000,000,000,000,099 and an addend of 8,000,000,000,000,001. The memory map for these two 16-digit BCD numbers is as follows (all at HI = 003):

LO memory address	BCD digits	Octal code	Binary code
340	1,0	020	00010000
341	0,0	000	00000000
342	0,0	000	00000000
343	0,0	000	00000000
344	0,0	000	00000000
345	0,0	000	00000000
346	0,0	000	00000000
347	9,9	231	10011001
350	8,0	200	10000000
351	0,0	000	00000000
352	0,0	000	00000000
353	0,0	000	00000000
354	0,0	000	00000000
355	0,0	000	00000000
356	0,0	000	00000000
357	0,1	001	00000001

When these two numbers are added, the sum--9,000,000,000,000,100--replaces the augend in memory locations HI = 003 and LO = 340 to HI = 003 and LO = 347.

#### STEP 1

Load the above program into memory. Load the augend, 1,000,000,000,000,099, and the addend, 8,000,000,000,000,001, into memory. Execute the program. What is the sum, which appears starting at LO memory address 340?

We observed the following sequence of BCD numbers in successive memory locations starting at LO = 340:

90  
00  
00  
00  
00  
00  
01  
00

which correspond to the 16-digit BCD number, 9,000,000,000,000,100.

#### STEP 2

Add the following BCD numbers and compare your results with those that we observed.

Augend	Addend	Sum
3,000,000,000,000,100	1,000,000,000,000,001	4,000,000,000,000,101
0,000,000,000,123,456	0,000,000,000,240,833	0,000,000,000,364,289
0,000,000,000,927,928	0,000,000,000,844,992	0,000,000,001,772,920
9,999,999,999,999,999	0,000,000,000,000,001	0,000,000,000,000,000

#### STEP 3

Change the byte at LO = 035 to 002, which corresponds to the addition of two four-digit BCD numbers. Perform the following additions:

0099 + 0001 = 0100  
9999 + 0001 = 0000  
0001 + 0001 = 0002  
0023 + 0077 = 0100

## EXPERIMENT NO. 3

## PURPOSE

The purpose of this experiment is to load and execute a Binary to BCD Subroutine, No. 80-67 in the Intel Microcomputer User's Library. The program was developed by Niels S. Gundestrup of the Geophysical Isotope Laboratory in Denmark.

LO memory address	Instruction byte	Mnemonic	Description
222	021	LXI D	Move immediate two bytes into register pair D. This is the 16-bit binary number that will be converted to a 5 BCD digit number.
223	*	-	Least significant 8 bits of 16-bit binary number
224	*	-	Most significant 8 bits of 16-bit binary number
225	041	LXI H	Move immediate two bytes into register pair D. This is the memory address of the most significant digit (MSD) of the 5 digit BCD number. The remaining four digits are stored in successive memory locations, one digit per location.
226	340	-	L register byte
227	003	-	H register byte
BNBCD: 230	365	PUSH PSW	Push contents of program status word on stack
231	305	PUSH B	Push contents of register pair B on stack
232	325	PUSH D	Push contents of register pair D on stack
233	345	PUSH H	Push contents of register pair H on stack
234	353	XCHG	Exchange the contents of register pair H with the contents of register pair D
235	001	LXI B	Move immediate two bytes into register pair B. (10,000)
236	360	-	C register byte
237	330	-	B register byte
240	315	CALL	Call subroutine DECNO, which performs the

			binary to BCD conversion. (MSD)
241	276	-	LO address byte
242	003	-	HI address byte
243	001	LXI B	Move immediate two bytes into register pair B. (1000)
244	030	-	C register byte
245	374	-	B register byte
246	315	CALL	Call subroutine DECNO
247	276	-	LO address byte
250	003	-	HI address byte
251	001	LXI B	Move immediate two bytes into register pair B. (100)
252	234	-	C register byte
253	377	-	B register byte
254	315	CALL	Call subroutine DECNO
255	276	-	LO address byte
256	003	-	HI address byte
257	001	LXI B	Move immediate two bytes into register pair B. (10)
260	366	-	C register byte
261	377	-	B register byte
262	315	CALL	Call subroutine DECNO
263	276	-	LO address byte
264	003	-	HI address byte
265	175	MOV A,L	Move contents of register L to the accumulator
266	306	ADI	Add immediate byte to contents of accumulator
267	000	000	[NOTE: 260 if ASCII code is desired]
270	022	STAX D	Store contents of accumulator in the memory location addressed by register pair D
271	341	POP H	Pop register pair H off stack
272	321	POP D	Pop register pair D off stack



18-78

273	301	POP B	Pop register pair B off stack
274	361	POP PSW	Pop program status word off stack
275	311	RET	Return from subroutine
DECNO: 276	076	MVI A	Clear contents of accumulator
277	000	000	[NOTE: 260 if ASCII code is desired]
300	325	PUSH D	Push register D on stack
301	135	MOV E,L	Move contents of register L to register E
302	124	MOV D,H	Move contents of register H to register D
303	074	INR A	Increment contents of accumulator by 1
304	011	DAD B	Add contents of register pair B to contents of register pair H and store in register pair H
305	332	JC	Jump if carry flag is at logic 1
306	301	-	LO address byte
307	003	-	HI address byte
310	075	DCR A	Decrement contents of accumulator by 1
311	153	MOV L,E	Move contents of register E to register L
312	142	MOV H,D	Move contents of register D to register H
313	321	POP D	Pop register pair D off stack
314	022	STAX D	Store contents of accumulator in the memory location addressed by register pair D
315	023	INX D	Increment contents of register pair D by 1
316	311	RET	Return from subroutine DECNO

## DISCUSSION

This program starts with a 16-bit binary number in register pair D,E. The number is converted into a five BCD digit number that is stored starting at HI = 003 and LO = 340. The most significant BCD digit is stored at this location, and the remaining four digits in subsequent locations. The least significant BCD digit is stored at LO = 344. The program BNBCD starts at HI = 003 and LO = 230; however, the 16-bit binary number must exist in register pair D, and the location of the most significant digit in register pair H. We have used LXI instructions to set this information in the registers before BNBCD is executed.

The output can either be as decimal numerals or as 8-bit ASCII code, with the most significant bit (the parity bit) at logic 1. A slight error in the original program has been corrected to permit the LSD to be stored in ASCII code.

The original contribution to the Intel User's Library is shown on the following pages. Note the style of the cross-assembled program, the program comments (which follow the semi-colon on each line), and the fact that both the memory addresses and the instruction bytes are listed in hexadecimal code. This listing gives you important clues concerning the operation of the program.

#### STEP 1

Load the program into memory. Set the bytes at LO = 267 and LO = 277 to 000. Load 377 into both LO = 223 and LO = 224. These two instruction bytes correspond to the 16-bit binary number, 1111111111111111, which has a decimal value of 65,535.

#### STEP 2

Execute the program. Reset the microcomputer and determine the contents of memory locations LO = 240 through LO = 344. What sequence of decimal numbers do you observe in these locations?

We observed 6 5 5 3 5, as expected.

#### STEP 3

Determine the five-digit BCD equivalent of the following 16-bit binary numbers, which should be loaded at memory locations LO = 223 and LO = 224 before you execute the program. Check your results with ours.

D register byte (LO = 224)	E register byte (LO = 223)	Observed 5 digit BCD number
377	377	65535
200	000	32768
100	000	16384
040	000	08192
020	000	04096
010	000	02048
004	000	01024
002	000	00512
001	000	00256
000	200	00128
000	100	00064
000	040	00032
000	020	00016
000	010	00008
000	004	00004
000	002	00002
000	001	00001
000	000	00000

18-80

#### STEP 4

A program to convert a 16-bit binary word to a 5 digit BCD number is quite useful. Given below is a hexadecimal listing of a program that starts at HI = 001 and LO = 000. We have loaded it into EPROM and can use it as a subroutine.

	LO memory address	Instruction byte	
BNBCD:	00	F5	
	01	C5	
	02	D5	
	03	E5	
	04	EB	
	05	01	
	06	F0	
	07	D8	
	08	CD	
	09	24	
	0A	01	
	0B	01	
	0C	18	
	0D	FC	
	0E	CD	
	0F	24	
	10	01	
	11	01	
	12	9C	
	13	FF	
	14	CD	
	15	24	
	16	01	
	17	01	
	18	F6	
	19	FF	
	1A	CD	
	1B	24	
	1C	01	
	1D	7D	
	1E	12	
	1F	E1	
	20	D1	
	21	C1	
	22	F1	
	23	C9	RET
DECNO:	24	AF	
	25	D5	
	26	5D	
	27	54	
	28	3C	
	29	09	
	2A	DA	
	2B	26	
	2C	01	
	2D	3D	
	2E	6B	
	2F	62	
	30	D1	
	31	12	
	32	13	
	33	C9	RET

```

;BINARY TO BCD SUBROUTINE
;INPUT: UNSIGNED BINARY NUMBER IN D,E
;        POINTER TO LOWEST BUFFER LOC IN HL
;OUTPUT: 5 BCD-DIGITS, ONE DIGIT PER MEMORY LOC.
;        HL POINT TO MSD IN LOWEST LOCATION.

0100 F5      BNBCD:  PUSH PSW          ;SAVE VARIABLES
0101 C5      PUSH B
0102 D5      PUSH D
0103 E5      PUSH H
0104 E8      XCHG                    ;GET NUMBER IN HL, ADDR IN DE
0105 01F0D8  LXI B,-10000
0106 CD2401  CALL DECNO              ;GET MSD
010B 0118FC  LXI B,-1000
010E CD2401  CALL DECNO
0111 019CFF  LXI B,-100
0114 CD2401  CALL DECNO
0117 01F6FF  LXI B,-10
011A CD2401  CALL DECNO
011D 7D      MOV A,L                ;GET LSD
011E 12      STAX D                 ;STORE IT
011F E1      POP H
0120 D1      POP D
0121 C1      POP B
0122 F1      POP PSW
0123 C9      RET

0124 AF      DECNO:  XRA A            ;0 TO A. USE 30H IF ASCII
0125 D5      PUSH D                ;SAVE ADDR
0126 5D      MOV E,L              ;SAVE BINARY
0127 54      MOV D,H
0128 3C      INR A                ;INCREMENT DIGIT
0129 09      DAD B                ;SUBTRACT
012A DA2601  JC DECNO+2           ;RESULT NEGATIVE?
012D 3D      DCR A                ;YES, RESTORE DIGIT COUNT
012E 6B      MOV L,E              ;BINARY NUMBER
012F 62      MOV H,D
0130 D1      POP D                ;AND ADDRESS
0131 12      STAX D               ;STORE DIGIT
0132 13      INX D                ;INCREMENT POINTER
0133 C9      RET

```

*Courtesy of the Intel User's  
Library, Intel Corporation,  
Santa Clara, California 95061*

Test program for binary to BCD conversion

Using the monitor:

1. Deposit binary value in DE using X-command

2. Type G50

BCD in 1001-1005.

2

```
0000      PROM      EQU 0
FFFF      RAM       EQU NOT PROM
10FF      STPNT     EQU 10FFH

0000                      ORG 50H
0050 31FF10          LXI SP,STPNT
0053 210110          LXI H,1001H
0056 CD0001          CALL BNBCD
0059 CF              RST 1
005A C35600          JMP $-4

005D                      ORG 100H
```

## OCTAL/HEXADECIMAL LISTING OF THE 8080 INSTRUCTION SET

On the following five pages, we provide an extensive listing of the 256 instruction codes in the 8080 microprocessor instruction set. This listing provides the following information:

- o The instruction code, in octal
- o The instruction code, in hexadecimal
- o The instruction code, in the Intel Corporation Mnemonic code
- o A brief description of what the instruction code does

You may wish to make a Xerox or IBM copy of this listing and keep it handy. We have found the listing to be of particular value when we attempt to convert an octal listing into hexadecimal, or vice versa.

Following the octal/hexadecimal listing, we also provide a one-page summary of the 8080 instruction set that is arranged according to the number of bytes in the instruction.

18-84

		<B1>			
	OCTAL	HEX	MNEMONIC	DESCRIPTION	
000	00		NOP	No operation	
001	01		LXI B <B2> <B3>	Load immediate into register pair B and C	
002	02		STAX B	Store A indirect into M addressed by B and C	
003	03		INX B	Increment contents of register pair B and C by 1	
004	04		INR B	Increment register B by 1	
005	05		DCR B	Decrement register B by 1	
006	06		MVI B <B2>	Move immediate into register B	
007	07		RLC	Rotate A left	
010	08		---	---	
011	09		DAD B	Add contents of B,C to H,L and store in H,L	
012	0A		LDAX B	Load A indirect from M addressed by B and C	
013	0B		DCX B	Decrement contents of register pair B and C by 1	
014	0C		INR C	Increment register C by 1	
015	0D		DCR C	Decrement register C by 1	
016	0E		MVI C <B2>	Move immediate into register C	
017	0F		RRC	Rotate A right	
020	10		---	---	
021	11		LXI D <B2> <B3>	Load immediate into register pair D and E	
022	12		STAX D	Store A indirect into M addressed by D and E	
023	13		INX D	Increment contents of register pair D and E by 1	
024	14		INR D	Increment register D by 1	
025	15		DCR D	Decrement register D by 1	
026	16		MVI D <B2>	Move immediate into register D	
027	17		RAL	Rotate A left through carry	
030	18		---	---	
031	19		DAD D	Add contents of D,E to H,L and store in H,L	
032	1A		LDAX D	Load A indirect from M addressed by D and E	
033	1B		DCX D	Decrement contents of register pair D and E by 1	
034	1C		INR E	Increment register E by 1	
035	1D		DCR E	Decrement register E by 1	
036	1E		MVI E <B2>	Move immediate into register E	
037	1F		RAR	Rotate A right through carry	
040	20		---	---	
041	21		LXI H <B2> <B3>	Load immediate into register pair H and L	
042	22		SHLD <B2> <B3>	Store L and H into M and M+1, where M = <B2> <B3>	
043	23		INX H	Increment contents of register pair H and L by 1	
044	24		INR H	Increment register H by 1	
045	25		DCR H	Decrement register H by 1	
046	26		MVI H <B2>	Move immediate into register H	
047	27		DAA	Decimal adjust A	
050	28		---	---	
051	29		DAD H	Add contents of H,L to H,L and store in H,L	
052	2A		LHLD <B2> <B3>	Load L and H with contents of M and M+1, respectively	
053	2B		DCX H	Decrement contents of register pair H and L by 1	
054	2C		INR L	Increment register L by 1	
055	2D		DCR L	Decrement register L by 1	
056	2E		MVI L <B2>	Move immediate into register L	
057	2F		CMA	Complement A	
060	30		---	---	
061	31		LXI SP <B2> <B3>	Load immediate into stack pointer	
062	32		STA <B2> <B3>	Store A direct into M addressed by <B2> <B3>	
063	33		INX SP	Increment register SP by 1	
064	34		INR M	Increment contents of M by 1	
065	35		DCR M	Decrement contents of M by 1	
066	36		MVI M <B2>	Move immediate into M addressed by H and L	
067	37		STC	Set carry flip-flop to logic 1	

<B1>					18-85
OCTAL	HEX	MNEMONIC	DESCRIPTION		
070	38	----	----		
071	39	DAD SP	Add stack pointer contents to H,L and store in H,L		
072	3A	LDA <B2> <B3>	Load A direct with contents of M addressed by <B2> <B3>		
073	3B	DCX SP	Decrement register SP by 1		
074	3C	INR A	Increment register A by 1		
075	3D	DCR A	Decrement register A by 1		
076	3E	MVI A <B2>	Move immediate into register A		
077	3F	CNC	Complement carry flip-flop		
100	40	MOV B,B	Move contents of register B to register B		
101	41	MOV B,C	Move contents of register C to register B		
102	42	MOV B,D	Move contents of register D to register B		
103	43	MOV B,E	Move contents of register E to register B		
104	44	MOV B,H	Move contents of register H to register B		
105	45	MOV B,L	Move contents of register L to register B		
106	46	MOV B,M	Move contents of M to register B		
107	47	MOV B,A	Move contents of register A to register B		
110	48	MOV C,B	Move contents of register B to register C		
111	49	MOV C,C	Move contents of register C to register C		
112	4A	MOV C,D	Move contents of register D to register C		
113	4B	MOV C,E	Move contents of register E to register C		
114	4C	MOV C,H	Move contents of register H to register C		
115	4D	MOV C,L	Move contents of register L to register C		
116	4E	MOV C,M	Move contents of M to register C		
117	4F	MOV C,A	Move contents of register A to register C		
120	50	MOV D,B	Move contents of register B to register D		
121	51	MOV D,C	Move contents of register C to register D		
122	52	MOV D,D	Move contents of register D to register D		
123	53	MOV D,E	Move contents of register E to register D		
124	54	MOV D,H	Move contents of register H to register D		
125	55	MOV D,L	Move contents of register L to register D		
126	56	MOV D,M	Move contents of M to register D		
127	57	MOV D,A	Move contents of register A to register D		
130	58	MOV E,B	Move contents of register B to register E		
131	59	MOV E,C	Move contents of register C to register E		
132	5A	MOV E,D	Move contents of register D to register E		
133	5B	MOV E,E	Move contents of register E to register E		
134	5C	MOV E,H	Move contents of register H to register E		
135	5D	MOV E,L	Move contents of register L to register E		
136	5E	MOV E,M	Move contents of M to register E		
137	5F	MOV E,A	Move contents of register A to register E		
140	60	MOV H,B	Move contents of register B to register H		
141	61	MOV H,C	Move contents of register C to register H		
142	62	MOV H,D	Move contents of register D to register H		
143	63	MOV H,E	Move contents of register E to register H		
144	64	MOV H,H	Move contents of register H to register H		
145	65	MOV H,L	Move contents of register L to register H		
146	66	MOV H,M	Move contents of M to register H		
147	67	MOV H,A	Move contents of register A to register H		
150	68	MOV L,B	Move contents of register B to register L		
151	69	MOV L,C	Move contents of register C to register L		
152	6A	MOV L,D	Move contents of register D to register L		
153	6B	MOV L,E	Move contents of register E to register L		
154	6C	MOV L,H	Move contents of register H to register L		
155	6D	MOV L,L	Move contents of register L to register L		
156	6E	MOV L,M	Move contents of M to register L		
157	6F	MOV L,A	Move contents of register A to register L		



18-86

&lt;B1&gt;

OCTAL	HEX	MNEMONIC	DESCRIPTION
160	70	MOV M,B	Move contents of register B to M
161	71	MOV M,C	Move contents of register C to M
162	72	MOV M,D	Move contents of register D to M
163	73	MOV M,E	Move contents of register E to M
164	74	MOV M,H	Move contents of register H to M
165	75	MOV M,L	Move contents of register L to M
166	76	HLT	Halt
167	77	MOV M,A	Move contents of register A to M
170	78	MOV A,B	Move contents of register B to register A
171	79	MOV A,C	Move contents of register C to register A
172	7A	MOV A,D	Move contents of register D to register A
173	7B	MOV A,E	Move contents of register E to register A
174	7C	MOV A,H	Move contents of register H to register A
175	7D	MOV A,L	Move contents of register L to register A
176	7E	MOV A,M	Move contents of M to register A
177	7F	MOV A,A	Move contents of register A to register A
200	80	ADD B	Add contents of register B to register A
201	81	ADD C	Add contents of register C to register A
202	82	ADD D	Add contents of register D to register A
203	83	ADD E	Add contents of register E to register A
204	84	ADD H	Add contents of register H to register A
205	85	ADD L	Add contents of register L to register A
206	86	ADD M	Add contents of M to register A
207	87	ADD A	Add contents of register A to register A
210	88	ADC B	Add carry and contents of register B to register A
211	89	ADC C	Add carry and contents of register C to register A
212	8A	ADC D	Add carry and contents of register D to register A
213	8B	ADC E	Add carry and contents of register E to register A
214	8C	ADC H	Add carry and contents of register H to register A
215	8D	ADC L	Add carry and contents of register L to register A
216	8E	ADC M	Add carry and contents of M to register A
217	8F	ADC A	Add carry and contents of register A to register A
220	90	SUB B	Subtract contents of register B from register A
221	91	SUB C	Subtract contents of register C from register A
222	92	SUB D	Subtract contents of register D from register A
223	93	SUB E	Subtract contents of register E from register A
224	94	SUB H	Subtract contents of register H from register A
225	95	SUB L	Subtract contents of register L from register A
226	96	SUB M	Subtract contents of M from register A
227	97	SUB A	Clear register A
230	98	SBB B	Subtract carry and contents of register B from A
231	99	SBB C	Subtract carry and contents of register C from A
232	9A	SBB D	Subtract carry and contents of register D from A
233	9B	SBB E	Subtract carry and contents of register E from A
234	9C	SBB H	Subtract carry and contents of register H from A
235	9D	SBB L	Subtract carry and contents of register L from A
236	9E	SBB M	Subtract carry and contents of M from register A
237	9F	SBB A	Subtract carry and contents of register A from A
240	A0	ANA B	AND contents of register B with register A
241	A1	ANA C	AND contents of register C with register A
242	A2	ANA D	AND contents of register D with register A
243	A3	ANA E	AND contents of register E with register A
244	A4	ANA H	AND contents of register H with register A
245	A5	ANA L	AND contents of register L with register A
246	A6	ANA M	AND contents of M with register A
247	A7	ANA A	AND contents of register A with register A

<B1>		MNEMONIC	DESCRIPTION
OCTAL	HEX		
250	A8	XRA B	Exclusive-OR contents of register B with register A
251	A9	XRA C	Exclusive-OR contents of register C with register A
252	AA	XRA D	Exclusive-OR contents of register D with register A
253	AB	XRA E	Exclusive-OR contents of register E with register A
254	AC	XRA H	Exclusive-OR contents of register H with register A
255	AD	XRA L	Exclusive-OR contents of register L with register A
256	AE	XRA M	Exclusive-OR contents of M with register A
257	AF	XRA A	
260	B0	ORA B	OR contents of register B with register A
261	B1	ORA C	OR contents of register C with register A
262	B2	ORA D	OR contents of register D with register A
263	B3	ORA E	OR contents of register E with register A
264	B4	ORA H	OR contents of register H with register A
265	B5	ORA L	OR contents of register L with register A
266	B6	ORA M	OR contents of M with register A
267	B7	ORA A	OR contents of register A with register A
270	B8	CMP B	Compare contents of register B with register A
271	B9	CMP C	Compare contents of register C with register A
272	BA	CMP D	Compare contents of register D with register A
273	BB	CMP E	Compare contents of register E with register A
274	BC	CMP H	Compare contents of register H with register A
275	BD	CMP L	Compare contents of register L with register A
276	BE	CMP M	Compare contents of M with register A
277	BF	CMP A	Compare contents of register A with register A
300	C0	RNZ	Return from subroutine if zero flip-flop = logic 0
301	C1	POP B	Pop stack and store address in register pair B and C
302	C2	JNZ <B2> <B3>	Jump if zero flip-flop = logic 0
303	C3	JMP <B2> <B3>	Jump unconditionally to M addressed by <B2> <B3>
304	C4	GNZ <B2> <B3>	Call subroutine if zero flip-flop = logic 0
305	C5	PUSH B	Push contents of register pair B and C on stack
306	C6	ADI <B2>	Add immediate to register A
307	C7	RST 0	Call subroutine at address 000 <sub>8</sub>
310	C8	RZ	Return from subroutine if zero flip-flop = logic 1
311	C9	RET	Return from subroutine
312	CA	JZ <B2> <B3>	Jump if zero flip-flop = logic 1
313	CB	---	---
314	CC	CZ <B2> <B3>	Call subroutine if zero flip-flop = logic 1
315	CD	CALL <B2> <B3>	Call subroutine located at M = <B2> <B3>
316	CE	ACI <B2>	Add immediate and carry flip-flop to register A
317	CF	RST 1	Call subroutine at address 010 <sub>8</sub>
320	D0	RNC	Return from subroutine if carry flip-flop = logic 0
321	D1	POP D	Pop stack and store
322	D2	JNC <B2> <B3>	Jump if carry flip-flop = logic 0
323	D3	OUT <B2>	Output to device addressed by <B2>
324	D4	CNC <B2> <B3>	Call subroutine if carry flip-flop = logic 0
325	D5	PUSH D	Push contents of register pair D and E on stack
326	D6	SUI <B2>	Subtract immediate from register A
327	D7	RST 2	Call subroutine at address 020 <sub>8</sub>
330	D8	RC	Return from subroutine if carry flip-flop = logic 1
331	D9	---	---
332	DA	JC <B2> <B3>	Jump if carry flip-flop = logic 1
333	DB	IN <B2>	Input from device addressed by <B2>
334	DC	CC <B2> <B3>	Call subroutine if carry flip-flop = logic 1
335	DD	---	---
336	DE	SBI <B2>	Subtract immediate and carry flip-flop from register A
337	DF	RST 3	Call subroutine at address 030 <sub>8</sub>

<B1>				
OCTAL	HEX	MNEMONIC	DESCRIPTION	
340	E0	RPO	Return from subroutine if parity flip-flop = logic 0	
341	E1	POP H	Pop stack and store address in register pair H and L	
342	E2	JPO <B2> <B3>	Jump if parity flip-flop = logic 0	
343	E3	XTHL	Exchange top of stack with contents of H and L	
344	E4	CPO <B2> <B3>	Call subroutine if parity flip-flop = logic 0	
345	E5	PUSH H	Push contents of register pair H and L on stack	
346	E6	ANI <B2>	AND immediate with contents of register A	
347	E7	RST 4	Call subroutine at address 040 <sub>8</sub>	
350	E8	RPE	Return from subroutine if parity flip-flop = logic 1	
351	E9	PCHL	Jump indirect to M addressed by register pair H and L	
352	EA	JPE <B2> <B3>	Jump if parity flip-flop = logic 1	
353	EB	XCHG	Exchange contents of registers H,L with registers D,E	
354	EC	CPE <B2> <B3>	Call subroutine if parity flip-flop = logic 1	
355	ED	---	---	
356	EE	XRI <B2>	Exclusive-OR immediate with contents of register A	
357	EF	RST 5	Call subroutine at address 050 <sub>8</sub>	
360	F0	RP	Return from subroutine if sign flip-flop = logic 0	
361	F1	POP PSW	Pop stack and store in register A and flag flip-flops	
362	F2	JP <B2> <B3>	Jump if sign flip-flop = logic 0 [positive sign]	
363	F3	DI	Disable interrupt	
364	F4	CP <B2> <B3>	Call subroutine if sign flip-flop = logic 0	
365	F5	PUSH PSW	Push contents of register A and flags on stack	
366	F6	ORI <B2>	OR immediate with contents of register A	
367	F7	RST 6	Call subroutine at address 060 <sub>8</sub>	
370	F8	RM	Return from subroutine if sign flip-flop = logic 1	
371	F9	SPHL	Transfer contents of registers H,L to stack pointer	
372	FA	JM <B2> <B3>	Jump if sign flip-flop = logic 1 [minus sign]	
373	FB	EI	Enable interrupt	
374	FC	CM <B2> <B3>	Call subroutine if sign flip-flop = logic 1	
375	FD	---	---	
376	FE	CPI <B2>	Compare immediate with contents of register A	
377	FF	RST 7	Call subroutine at address 070 <sub>8</sub>	

## 8080 INSTRUCTION SET SUMMARY

13-99

## SINGLE-BYTE INSTRUCTIONS

INR r	084	INX B	003	POP B	301	RNZ	300	XCHG	353
DCR r	085	INX D	023	POP D	321	RZ	310	XTHL	343
		INX H	043	POP H	341	RNC	320	SPHL	371
MOV r <sub>1</sub> r <sub>2</sub>	1DS	INX SP	063	POP PSW	361	RC	330	PCHL	351
						RPO	340	HLT	166
ADD r	20S	DCX B	013	PUSH B	305	RPE	350	NOP	000
ADC r	21S	DCX D	033	PUSH D	325	RP	360	DI	363
SUB r	22S	DCX H	053	PUSH H	345	RM	370	EI	373
SBB r	23S	DCX SP	073	PUSH PSW	365	RET	311		
ANA r	24S							DAA	047
XRA r	25S	DAD B	011	STAX B	002	RLC	007	CMA	057
ORA r	26S	DAD D	031	STAX D	022	RRC	017	STC	067
CMP r	27S	DAD H	051	LDAX B	012	RAL	027	CMC	077
		DAD SP	071	LDAX D	032	RAR	037	RST	3A7

S and D: B = 0, C = 1, D = 2, E = 3, H = 4, L = 5, M = 6, accumulator = 7  
 A: 0 through 7

## TWO-BYTE INSTRUCTIONS

ADI <B2>	306	IN <B2>	333	MVI B <B2>	006
ACI <B2>	316	OUT <B2>	323	MVI C <B2>	016
SUI <B2>	326			MVI D <B2>	026
SBI <B2>	336			MVI E <B2>	036
ANI <B2>	346			MVI H <B2>	046
XRI <B2>	356			MVI L <B2>	056
ORI <B2>	366			MVI M <B2>	066
CPI <B2>	376			MVI A <B2>	076

## THREE-BYTE INSTRUCTIONS

JNZ <B2> <B3>	302	CNZ <B2> <B3>	304	LXI B <B2> <B3>	001
JZ <B2> <B3>	312	CZ <B2> <B3>	314	LXI D <B2> <B3>	021
JNC <B2> <B3>	322	CNC <B2> <B3>	324	LXI H <B2> <B3>	041
JC <B2> <B3>	332	CC <B2> <B3>	334	LXI SP <B2> <B3>	061
JPO <B2> <B3>	342	CPO <B2> <B3>	344		
JPE <B2> <B3>	352	CPE <B2> <B3>	354	STA <B2> <B3>	062
JP <B2> <B3>	362	CP <B2> <B3>	364	LDA <B2> <B3>	072
JM <B2> <B3>	372	CM <B2> <B3>	374	SHLD <B2> <B3>	042
JMP <B2> <B3>	303	CALL <B2> <B3>	315	LHLD <B2> <B3>	052

## REVIEW

The following questions will help you review the 8080A instruction set.

1. Which flags do the following instructions influence when they are executed. Use the following abbreviations: Zero flag = Z; Carry flag = C; Parity flag = P; Sign flag = S; and Auxiliary Carry flag = AC.

- a. JMP
- b. POP B
- c. INX D
- d. STAX D
- e. RST n
- f. LXI SP
- g. RET
- h. SHLD
- i. LHLD
- j. DAA
- k. EI
- l. XTHL
- m. PCHL
- n. DAD B
- o. CMC
- p. CMP r

2. The stack pointer is initially HI = 004 and LO = 000. You call a subroutine and then execute the following instructions in the order given:

PUSH D  
PUSH H  
PUSH PSW  
PUSH B

At what memory locations in the stack do the contents of the internal registers appear? Answer this question for each register.

3. What instructions can you use to control the location of the stack? List them.

4. Explain the similarities and/or differences between the following pairs of concepts. This is a review question that contains material from other units.

- a. register vs register pair
- b. byte vs bit
- c. byte vs word
- d. word vs memory address
- e. HI address byte vs LO address byte
- f. jump vs call
- g. conditional vs unconditional instruction
- h. OR vs Exclusive-OR for a 2-input gate
- i. zero flag vs sign flag
- j. carry flag vs auxiliary carry flag
- k. PUSH vs POP
- l. accumulator vs ALU
- m. data byte vs address byte
- n. octal code vs hexadecimal code
- o. increment vs decrement
- p. increment vs ADD
- q. IN vs OUT instructions
- r. ADD vs ADC instructions
- s. MOV vs MVI instructions
- t. MVI vs LXI instructions
- u. EI vs DI instructions
- v. SUB A vs XRA A instructions
- w. carry vs borrow
- x. machine code vs mnemonic code
- y. B register pair vs the H register pair
- z. instruction register vs instruction decoder

## ANSWERS

1. a. none  
b. none  
c. none (this is very important)  
d. none  
e. none  
f. none  
g. none  
h. none  
i. none  
j. all flags affected  
k. none  
l. none  
m. none  
n. Carry flag only  
o. Carry flag only  
p. all flags affected

2.	LO address byte	Contents (register)
	377	HI byte (from program counter)
	376	LO byte (from program counter)
	375	D
	374	E
	373	H
	372	L
	371	Accumulator
	370	Flags
	367	B
	366	C

3. LXI SP (most useful)  
INX SP  
DCX SP  
SPL

In addition, all POP, PUSH, subroutine call, and subroutine return instructions influence the location of the stack.

4. a. In the 8080A chip, a register is one of the general purpose registers (8 bits) or the accumulator. A register pair is a 16-bit register that is treated as a unit and consists of two general purpose registers, such as B and C, or D and E.  
b. These days, one byte consists of eight bits. A bit is a single binary decision.  
c. A byte is a sequence of adjacent binary digits operated upon a unit but usually shorter than a computer word, which may consist of two or more bytes.  
d. A memory address is a sequence of adjacent binary digits that define a single memory location. A word is a sequence of binary digits that are treated as a unit, and may represent data, instructions, or other binary quantities besides memory addresses.  
e. In an 8080A microcomputer, the HI address byte is the eight most significant bits in the 16-bit memory address word; the LO address byte is the eight least significant bits.  
f. Both are branch instructions. However, in a call instruction, the contents of the program counter are saved before the instruction is executed. In a jump instruction, the program counter is ignored.

- g. Both refer to branch instructions in the 8080A instruction set. In a conditional branch instruction, whether or not the branch occurs depends upon the logic state of the selected flag. An unconditional branch instruction ignores the logic states of all flags.
- h. For an OR gate, when both inputs are at logic 1, the output is also logic 1. For an Exclusive-OR gate, when both inputs are at logic 1, the output is at logic 0. In other respects, the two gates are the same in their logic characteristics.
- i. The zero flag is set only when the result of an arithmetic/logical instruction is zero. The sign flag refers to the logic state of the most significant bit in the result, not to the total word or byte. The flags refer to different things.
- j. The carry flag refers to a carry out of the most significant bit in an 8-bit result in the 8080A microprocessor. The auxiliary carry flag refers to a carry out of bit D3 (the fourth bit) in the result.
- k. A PUSH instruction adds two bytes to the stack and decrements the stack pointer. A POP instruction removes two bytes from the stack and increments the stack pointer.
- l. The accumulator is a single register in the arithmetic-logic unit (ALU), which contains other digital circuitry required for performing arithmetic and logic operations.
- m. The data byte never gets loaded in the program counter. An address byte does.
- n. Octal code is an eight-state code. Hexadecimal code is a sixteen-state binary code. The first eight states of the two codes are identical.
- o. To increment means to increase by one. To decrement means to decrease by one.
- p. To increment means to increase only by one. In an ADD operation, the addend is limited by the byte or word length; it is not limited to unit.
- q. The IN instruction inputs data from an external device into the accumulator. The OUT instruction outputs data from the accumulator to an external device.
- r. The ADC instruction is an ADD instruction in which you also add the contents of the carry flag.
- s. The byte being transferred in a MVI instruction is contained within the program as the second byte of the instruction. The byte being transferred in a MOV instruction is originally present in a register or in a specific memory location.
- t. The MVI instruction transfers one program byte to one register. The LXI instruction transfers a pair of program bytes to a register pair.
- u. The EI instruction enables the interrupt flag and permits the 8080A chip to be interrupted. The DI instruction disables the interrupt flag and prevents the 8080A chip from being interrupted.
- v. Both instructions clear the accumulator and the carry flag.
- w. Both refer to the logic state of the carry flag, but carry refers to the state of the flag after an addition operation whereas borrow refers to the flag after a subtraction operation.
- x. Machine code is represented as binary, octal, or hexadecimal digits. Mnemonic code is represented as alphanumeric characters, usually alphabetic characters. Mnemonic code is easier to remember, but must be converted into machine code before it can be executed by a microcomputer.
- y. The H register pair serves as a pointer address for all instructions that refer directly to memory location M. Though the B register pair can serve as a memory address, it has fewer instructions associated with it when it is used as a pointer address. ADD M, SUB M, INR M, DCR M, XRA M, ORA M, CMP M, etc. are some of the instructions that employ the H register pair as a pointer address.
- z. The instruction register stores the 8-bit operation code in an 8080A chip. The instruction decoder decodes this 8-bit quantity into a series of actions.



13-9/4

**MICROCOMPUTER USER'S  
LIBRARY SUBMITTAL FORM**☐ 4004 ☐ 4040 ☐ 8008 ☐ 8080 ☐ 3000

(use additional sheets if necessary)

Program  
Title

Function

Required  
HardwareRequired  
SoftwareInput  
ParametersOutput  
Results

Registers Modified:	Assembler/Compiler Used:
RAM Required:	Programmer:
ROM Required:	Company:
Maximum Subroutine Nesting Level:	Address:

98-034C

*Courtesy of the Intel Corporation, Santa Clara, California 95051*


## INSTRUCTIONS FOR PROGRAM SUBMITTAL TO MCS USER'S LIBRARY

1. Complete Submittal Form as follows: (Please print or type)
  - a. Processor (check appropriate box)
  - b. Program title: Name or brief description of program function
  - c. Function: Detailed description of operations performed by the program
  - d. Required hardware:
    - For example: TTY on port 0 and 1
    - Interrupt circuitry
    - I/O Interface
    - Machine line and configuration for cross products
  - e. Required software:
    - For example: TTY routine
    - Floating point package
    - Support software required for cross products
  - f. Input parameters: Description of register values, memory areas or values accepted from input ports
  - g. Output results: Values to be expected in registers, memory areas or on output ports
  - h. Program details (for resident products only)
    1. Registers modified
    2. RAM required (bytes)
    3. ROM required (bytes)
    4. Maximum subroutine nesting level
  - i. Assembler/Compiler Used:
    - For example: PL/M
    - Intellec 8 Macro Assembler
    - IBM 370 Fortran IV
  - j. Programmer, company and address
2. A source listing of the program must be included. This should be the output listing of a compile or assembly. Extra information such as symbol table or code dumps is not necessary.
3. A test program which assures the validity of the contributed program must be included. This is for the user's verification after he has transcribed and assembled the program in question.
4. A source paper tape of the contributed program is required. This insures that a clear, original copy of the program is available to photo-copy for publication in a User's Library update publication.

---

Send completed documentation to:

**Intel Corporation**  
 User's Library  
 Microcomputer Systems  
 3065 Bowers Avenue  
 Santa Clara, California 95051



## UNIT NUMBER 19

## DATA BUS TECHNIQUES USING THREE-STATE DEVICES

## INTRODUCTION

A bus is a set of common conducting paths over which digital information is transferred, from any of several sources to any of several destinations. The fundamental objective of a bus is to minimize the number of interconnections required to transfer information between digital devices. In this unit, we shall describe three-state bussing, the bussing technique that is currently used in microprocessor chips and microprocessor systems.

## OBJECTIVES

At the completion of this unit, you will be able to do the following:

- o Define bus and the verb, to bus.
- o Describe the characteristics of a TRI-STATE, or three-state, buffer, including the data and enable/disable inputs as well as the three-state output.
- o Write a truth table for a three-state device.
- o Provide one or two examples of simple bus systems.
- o Describe the general characteristics of three-state chips such as the 74125, 74126, and 8095.
- o Write a truth table for a three-state latch/buffer.
- o List five to ten three-state chips available from National Semiconductor Corporation.

## WHAT IS A BUS?

A digital *bus* is a path over which digital information is transferred, from any of several sources to any of several destinations. Only one transfer of information can take place at any one time. While such a transfer is taking place, all other sources that are tied to the bus must be disabled. The verb, *to bus*, means to interconnect several digital devices, which either receive or transmit digital information, by a common set of conducting paths, called a bus, over which all information between such devices is transferred.

The fundamental purpose of a bus is to minimize the number of interconnections required to transfer information between digital devices. Busses are present within integrated circuit chips, *e.g.*, the internal data bus within an 8080A microprocessor chip; between integrated circuit chips, *e.g.*, the address, control, and bidirectional data busses present in an 8080A-based microcomputer; and between digital systems and instruments, *e.g.*, the Hewlett-Packard interface bus that is now a standard interface between digital instruments.

Though not discussed much in textbooks on digital electronics, the concept of a bus is probably one of the most important concepts in digital electronics. Without the ability to share information paths, most digital devices would probably require three to four times the number of wire connections that they presently have. Printed circuit boards for microcomputers and minicomputers would be considerably more complex . . . and expensive.

## THREE-STATE BUSSING

In a bus system, the optimum gate should have two digital output states (logic 0 and logic 1) and a third disconnected or isolated state. That such should be the case can be easily seen from the following truth table:

Input data	Gating signal	Output
0	enable	0
1	enable	1
0	disable	Disconnected from bus
1	disable	Disconnected from bus

In other words, the third state is a condition in which the gate is "disconnected" from the bus and no input data appears on the bus *from this specific gate*.

The solution pioneered by National Semiconductor Corporation is the TRI-STATE<sup>®</sup>, or three-state, output. It is appropriate to quote from their catalogue, "Digital Integrated Circuits," a description of the TRI-STATE concept:

- "Features:
- o Series 54/74 TTL Compatible
  - o Up to 128 Buffers can be Connected to a Common Bus Line
  - o 12 ns Propagation Delay
  - o High Capacitive Drive Capability
  - o Independent Control of each Buffer

"This unique TRI-STATE concept allows outputs to be tied together and then connected to a common bus line. Normal TTL outputs cannot be connected owing to the low-impedance logical "1" output current which one device would have to sink from the other. If however on all but one of the connected devices both the upper and lower output transistors are turned off, then the one remaining device in the normal low impedance state will have to supply to or sink from the other devices only a small amount of leakage current. . . ."

"A typical system connection is shown in Figure . . . . While true that in a TTL system open-collector gates could be used to perform the logic function of these TRI-STATE elements, neither waveform integrity nor optimum speed would be achieved. The low output impedance of TRI-STATE devices provides good capacitance drive capability and rapid transition from the logical "0" to logical "1" level thus assuring both speed and waveform integrity."

"It is possible to connect as many as 128 devices to a common bus line and still have adequate drive capability to allow fan-out from the bus."

"Another advantage of these buffers is that in the high impedance state their inputs do not present the normal loading to the driving device. This is significant when it is desirable to transmit in both directions over a common line."

To summarize the above, a TRI-STATE device has three possible output states: (1) A logical "0" state, (2) A logical "1" state, and (3) A high impedance output state that is, in effect, disconnected from the bus line. All three-state devices have an input pin called an *enable/disable* input, which permits the logic devices either to behave normally or to exist in the high impedance state. When enabled, a TRI-STATE device behaves as a normal TTL device; when disabled, a TRI-STATE device behaves as if it is, in effect, disconnected from the circuit.

The truth table for a typical three-state device, shown in Figure 19-1, is as follows:

Input data	Enabling signal	Output Data	
0	enable	0	X = irrelevant
1	enable	1	
X	disable	High impedance	




Figure 19-1. Schematic diagram of a TRI-STATE buffer that is enabled by a logic 1 input.

## EXAMPLES OF SIMPLE BUS SYSTEMS

In Figure 19-2, we show a simple four-device one-line bus system that is based upon the use of a single 74126 three-state buffer chip. We recognize the circuit as a bus system since the outputs of gates A through D are connected together. With standard 7400-series TTL chips, it is not possible to do so unless the chips have special output circuits, either *three-state* or *open collector*, that permit bussing.




Figure 19-2. A simple four-device one-line bus based upon the use of four 74126 three-state buffers.

If we assume that gates A through D in Figure 19-2 are enabled by a logic 1 input, the operation of the circuit should be clear. *Only one buffer gate may be enabled at any instant of time; the remaining buffer gates must be disabled.* Thus, digital information from only one of the four buffers appears on the single-line bus at any give instant of time. Information from the remaining three buffers is blocked since the corresponding buffers are disabled. The following truth table applies to the operation of this circuit:

D	C	B	A	Output	Comments
0	0	0	1	$Q_A$	Buffers B, C, and D are "disconnected" from the bu
0	0	1	0	$Q_B$	Buffers A, C, and D are "disconnected" from the bu
0	1	0	0	$Q_C$	Buffers A, B, and D are "disconnected" from the bu
1	0	0	0	$Q_D$	Buffers A, B, and C are "disconnected" from the bu

It is important to note that *all other input conditions are considered to be*

"illegal" for this circuit since they permit information from more than one buffer to appear on the single-line bus. In addition, if you attempt to implement any of these "illegal" input conditions, you will most likely burn out the three-state chip!

Typical bus systems consist of multi-line busses, as shown in Figure 19-3, rather than single-line busses. Other than the fact that the gating inputs enable or disable four buffer gates at a time, this circuit is identical to that shown in Figure 19-2. For example, the truth table is essentially the same:

D	C	B	A	Output	Comments
0	0	0	1	Device A	Devices B, C, and D are "disconnected" from the bus
0	0	1	0	Device B	Devices A, C, and D are "disconnected" from the bus
0	1	0	0	Device C	Devices A, B, and D are "disconnected" from the bus
1	0	0	0	Device D	Devices A, B, and C are "disconnected" from the bus

As was previously the case, all other input conditions are "illegal" since they permit information from more than one device to appear on the bus.





Figure 19-3. A simple four-device four-line bus system.




## 74125 THREE-STATE BUFFER

A typical 74125 three-state buffer contains a separate enable/disable input in addition to the normal input and output pins,



The pin configuration for a 74125 chip, as given in the Texas Instruments Incorporated "The TTL Data Book for Design Engineers," is shown below:



The four independent buffers can be identified as follows:

First buffer: Input 1A, output 1Y, and enable/disable input 1C

Second buffer: Input 2A, output 2Y, and enable/disable input 2C

Third buffer: Input 3A, output 3Y, and enable/disable input 3C

Fourth buffer: Input 4A, output 4Y, and enable/disable input 4C


These four buffers can be schematically represented as



Based upon our experience, we recommend the use of this chip in preference to the 74126. When an enable/disable input is not connected, the corresponding 74125 buffer is disabled.

## 74126 THREE-STATE BUFFER

The pin configuration for the 74126 three-state quad buffer chip is shown below:



The power inputs are at pins 7 and 14, and there are four independent buffers on the chip,

- First buffer: Input 1A, output 1Y, and enable/disable input 1C
- Second buffer: Input 2A, output 2Y, and enable/disable input 2C
- Third buffer: Input 3A, output 3Y, and enable/disable input 3C
- Fourth buffer: Input 4A, output 4Y, and enable/disable input 4C

which can be schematically represented as follows:



## 8095 THREE-STATE BUFFER

The 8095 three-state hex buffer chip contains six buffers that are enabled simultaneously from the output of a 2-input NOR gate. The truth table and pin configuration are:

Enable/disable inputs		Input data	Buffer output	
DIS <sub>1</sub>	DIS <sub>2</sub>			
0	0	0	0	
0	0	1	1	
0	1	X	High impedance	X = irrelevant
1	0	X	High impedance	
1	1	X	High impedance	



Although several chips in the 7400-series, including the 74125, 74126, and 74200, have three-state outputs, most of the three-state devices are available from National Semiconductor Corporation, with second sourcing by Texas Instruments and others. Given below is a partial listing of the TRI-STATE devices that are available. Note that TRI-STATE is a registered trademark of National Semiconductor.

74200	Three-state 256-bit read/write memory
74251	Three-state 8-channel multiplexer
74284	Three-state 4-bit multiplier
74285	Three-state 4-bit multiplier
74365	Three-state hex buffer (same as 8065)
8093	Three-state quad buffer (same as 74125)
8094	Three-state quad buffer (same as 74126)
8095	Three-state hex buffer
8096	Three-state hex inverter
8097	Three-state hex buffer
8098	Three-state hex inverter
8123	Three-state quad 2-input multiplexer
8214	Three-state dual 4:1 multiplexer
8219	Three-state 16-line-to-1-line multiplexer
8230	Three-state demultiplexer
8542	Three-state quad I/O register
8544	Three-state quad switch debouncer
8551	Three-state quad D flip-flop
8552	Three-state decade counter/latch
8553	Three-state 8-bit latch
8554	Three-state binary counter/latch
8555	Three-state programmable decade counter
8556	Three-state programmable binary counter
8598	Three-state 256-bit read-only memory
8599	Three-state 64-bit read/write memory (same as 74189)
8831	Three-state line driver
8832	Three-state line driver
8833	Three-state quad transceiver
8834	Three-state quad transceiver
8835	Three-state quad transceiver
8875	Three-state 4-bit multiplier

Many of the above chips are available from James Electronics, 1021 Howard Avenue, San Carlos, California 94070.

## INTRODUCTION TO THE EXPERIMENTS

The following experiments demonstrate the use of three-state bussing techniques and three-state buffers.


Experiment No.	Comments
1	Demonstrates the operation of a single 74125 buffer with three-state output.
2	Demonstrates how you create a four-source single-line bus system using a single 74125 three-state buffer chip.
3	Demonstrates how you create a two-source four-line bus using a pair of 74126 three-state buffer chips. The sources of digital information are a 7490 decade counter and a 7493 binary counter.
4	Demonstrates the operation of a simple latch/buffer circuit that is based upon a 7475 D-type latch and a 74125 three-state buffer. This type of one-bit circuit is widely used in registers within microprocessor chips such as the 8080A.

## EXPERIMENT NO. 1


## PURPOSE

The purpose of this experiment is to demonstrate the operation of a single 74125 bus buffer with three-state output.

## PIN CONFIGURATION OF INTEGRATED CIRCUIT CHIP



## SCHEMATIC DIAGRAM OF CIRCUIT



## STEP 1

Wire the circuit shown. The 74125 chip contains four independent bus buffers. You will use only one of them.

## STEP 2

Set logic switch A to a logic 1 state. Apply power to the breadboard. Is the lamp monitor lit or unlit?

The lamp monitor is unlit, which indicates that the buffer is disabled or burned out.

### STEP 3

Now press the pulser button in. Does the lamp monitor become lit?

Yes. The buffer is now enabled with a logic 0 state.

### STEP 4

With the pulser pressed in, vary the logic switch setting between logic 1 and logic 0. What do you observe on the lamp monitor?

The lamp monitor indicates the state of the logic switch as long as the buffer is enabled.

### STEP 5

Is the truth table given below the correct one for the operation of the 74125 buffer? If not, write the correct truth table.

A	Pulser	Lamp monitor
0	0	0
0	1	0
1	0	0
1	1	1

No, the table is not correct. The correct truth table is:



A	Pulser	Lamp monitor
0	0	0
0	1	0
1	0	1
1	1	0

## EXPERIMENT NO. 2


## PURPOSE

The purpose of this experiment is to bus four different sources of data onto a single-line bus.

## PIN CONFIGURATIONS OF INTEGRATED CIRCUIT CHIPS



## SCHEMATIC DIAGRAM OF CIRCUIT





10-14

#### STEP 1

Wire the circuit shown. What is the purpose of the 7442 decoder chip?

The purpose of the 7442 chip in the circuit is to enable only one buffer at a time.

#### STEP 2

Select in turn output channels 0, 1, 2, and 3 from the 7442 decoder and write down what you observe the lamp monitor output to be in each case.

We observed the following results:

Channel	Lamp monitor output
0	Output from pulser
1	Clock output
2	1 (lit lamp monitor)
3	0 (unlit lamp monitor)

#### STEP 3

What occurs when you choose channels 4 through 9 on the 7442 chip? Do you observe any lamp monitor output?

We observed that the lamp monitor output remained at logic 0. The reason was that all four 74125 buffers were disabled.


Keep in mind that in any three-state bus system, *only a single data input to the bus must be enabled at any given instant of time.* In this experiment, the 7442 decoder ensures the fact that only one 74125 buffer is enabled at a time. The use of decoders for such a purpose is common in three-state bus systems.

## EXPERIMENT NO. 3


## PURPOSE

The purpose of this experiment is to bus two different digital devices, a 7490 counter and a 7493 counter, to a single seven-segment LED display using a pair of 74126 bus buffer chips.


## PIN CONFIGURATIONS OF INTEGRATED CIRCUIT CHIPS



7490



7493

74126  
8094

## STEP 1

Study the circuit diagram carefully. Observe that two 74126 buffer chips are required. The enable/disable inputs from each chip are tied either to the "0" or "1" output on a single pulser. Why is only a single pulser used?

To ensure the fact that only one input device is enabled at any given instant of time.


## STEP 2

Wire the circuit and then apply power to the breadboard. Which counter, the 7490 decade counter or the 7493 binary counter, is enabled?

The 7490 decade counter is enabled, since a logic 1 enable input is required to enable the 74126 buffers.

19-16

SCHEMATIC DIAGRAM OF CIRCUIT



### STEP 3

Press the pulser button in. Which counter is now enabled?

The 7493 binary counter. Is there any possible way in which both counters can be simultaneously enabled in the above circuit?


No.

## EXPERIMENT NO. 4


## PURPOSE

The purpose of this experiment is to test a simple latch/buffer circuit based upon a 7475 D-type latch and a 74125 three-state buffer.

## PIN CONFIGURATIONS OF INTEGRATED CIRCUIT CHIPS



## SCHEMATIC DIAGRAM OF CIRCUIT



## STEP 1

Wire the circuit shown above. Adjust the clock output so that the clock frequency is approximately 1 Hz.

19-13

#### STEP 2

The truth table for the operation of the circuit can be summarized as follows:

7475 Enable	74125 Enable	D	Three-state buffer output
0	0	0	Previously latched D
0	0	1	Previously latched D
1	0	0	0
1	0	1	1
0	1	X	High-impedance state
1	1	X	High-impedance state

X = irrelevant

What logic state disables the 74125 buffer?

A logic 1 state.

#### STEP 3

Enable both the 7475 latch and the 74125 buffer. What do you observe on the lamp monitor?

A train of clock pulses that appear at a rate of approximately 1 Hz.

#### STEP 4

Now disable the 74125 buffer. What happens to the lamp monitor output?

It becomes logic 0. The 74125 buffer output is now in its high impedance state.

#### STEP 5

Enable the 74125 buffer, but this time enable or disable the 7475 latch. Is it possible to latch either the logic 0 or logic 1 data input at D (pin 2)?

Yes, it is possible to operate the 7475 latch independent of the 74125 buffer.

## REVIEW

The following questions will help you review three-state devices and three-state bussing techniques.

1. What is a digital bus and why is it used?
2. In what types of digital devices might you find a bus? List at least three such devices.
3. Write a truth table for a simple three-state device.
4. Why is a three-state latch/buffer such a useful circuit?
5. List different types of digital devices, *e.g.*, gates, latches, etc., that are available from National Semiconductor Corporation with three-state outputs.
6. What happens in a three-state bus system when two or more sources of bus data are simultaneously enabled?

## ANSWERS

1. A digital bus is a set of common conducting paths over which digital information is transferred. Only one transfer of information can take place at any one time. While such a transfer is taking place, all other sources that are tied to the bus must be disabled. The fundamental purpose of a bus is to minimize the number of interconnections required to transfer information between digital devices.

2. Busses are present: (a) within integrated circuit chips such as the 8080A microprocessor chip and the 8251, 8253, 8255, 8257, and 8259 programmable interface chips; (b) on printed circuit boards that contains collections of integrated circuit chips between which information must be bussed; and (c) in digital instruments such as minicomputers, microcomputers, frequency meters, digital voltmeters, and the like.

3.

Input data	Gating signal	Output data	
0	enable	0	
1	enable	1	
X	disable	High impedance	X = irrelevant

4. Such a circuit can act in several different ways: (a) as a latch that stores input data but does not output it to a bus; (b) as a simple three-state buffer that does not latch input data; and (c) as a latch that stores input data and outputs it to a bus.

5. buffer, latch, counter, inverter, multiplexer, read/write memory, read-only memory, line driver, transceiver, demultiplexer, counter/latch, flip-flop, and multiplier

6. Two things occur: (a) the receiver of information on the bus becomes confused, since it cannot interpret the bus information, and (b) the three-state buffers eventually burn out.

## UNIT NUMBER 20

## AN INTRODUCTION TO ACCUMULATOR INPUT/OUTPUT TECHNIQUES

## INTRODUCTION

The objective of a microcomputer input/output operation in an 8080A-based microcomputer is to transfer data between an input/output device and one of the internal registers within the 8080A chip. In accumulator I/O, you employ the IN and OUT instructions and data transfer occurs between the accumulator and the I/O device. In this unit, you will learn how to write simple I/O programs and wire simple interface circuits that, when working together, permit you to transfer input/output data to and from the 8080A chip.

## OBJECTIVES

At the completion of this unit, you will be able to do the following:

- o State the objective of a microcomputer input/output operation.
- o Distinguish between accumulator I/O and memory mapped I/O in 8080A-based microcomputers.
- o Sketch several simple latch circuits that are useful for accumulator output in an 8080A-based microcomputer.
- o Sketch one or two simple three-state buffer circuits that are useful for accumulator input in an 8080A-based microcomputer.
- o Explain the significance of output drive capability in microcomputer output circuits.
- o Explain how device select pulses are employed to achieve the objective of accumulator input/output.
- o Summarize the accumulator I/O instructions in the 8080A instruction set.
- o Wire a simple microcomputer output circuit.
- o Wire a simple microcomputer input circuit.



## WHAT IS INPUT/OUTPUT?

When the term, *input/output*, or *I/O*, is employed, we usually mean that one or more data bytes are transferred between an input/output device [see Unit Number 16] and the microprocessor chip. The important concepts associated with this data transfer are summarized in Figure 20-1 through 20-3.

The objective of a microcomputer input/output operation in an 8080A-based microcomputer is to transfer data between an input/output device and one of the internal registers within the 8080A chip. As shown in Figure 20-1, available registers include the accumulator and general purpose registers B, C, D, E, H, and L. It is not possible to load either the stack pointer or the program counter registers directly from an external I/O device. If the I/O instructions IN and OUT [see Unit Number 17] are used, the data transfer occurs between the external I/O device and the accumulator within the 8080A chip. This type of input-output operation is called *isolated I/O* by the Intel Corporation and *accumulator I/O* by others. If memory reference instructions such as MOV M,r or MOV r,M are used, the data transfer can occur between the external I/O device and any of the seven general purpose registers. This second type of input-output operation is called *memory-mapped I/O*, or simply, *memory I/O*.

All microcomputer input/output occurs eight bits at a time over the 8080A bidirectional data bus. As shown in Figure 20-2, the only path over which data can be transferred into the 8080A chip is the bidirectional data bus, D0 through D7, which is an 8-bit three-state bus.




Figure 20-2. Block diagram of the 8080A microprocessor chip. The only bidirectional pins on the chip are those associated with the 8-bit bidirectional data bus, D0 through D7.




Figure 20-1A. Schematic diagram of the register architecture within the 8080A microprocessor chip. Data transfer between an input/output device and the 8080A chip occurs between the seven internal registers A, B, C, D, E, H, and L and the external I/O device. All data transfer occurs over the 8-bit bidirectional data bus.

Figure 20-13. A more detailed schematic diagram of the register architecture within the 8080A microprocessor chip. The characteristics of the 8-bit internal data bus can be more clearly seen in this diagram. *This diagram courtesy of the Intel Corporation, Santa Clara, California. All rights reserved.*

Synchronization pulses are required to control all data transfers to and from the 8080A microprocessor chip. For accumulator I/O, they are called *device select pulses* [see Unit Number 17] while for memory I/O they are called *address select pulses*. In accumulator I/O, the two-byte IN and OUT instructions permit you to select and synchronize the operation of 256 different input "devices" and 256 different output "devices," as shown in Figure 20-3. For an 8080A-based microcomputer, such pulses have a duration of about one clock period and can be either positive or negative pulses depending upon the decoding scheme used. Typically, such pulses are generated as negative device select pulses from a decoder chip [see Unit Number 17] and must be inverted if positive device select pulses are required.

The reference point for the terms "input" and "output" is the microprocessor chip. The 8080A chip outputs data to an "output" device, and inputs data from an "input" device. This rule holds in all cases.




Figure 20-3. Schematic diagram illustrating the role of device select pulses in accumulator I/O.

#### MICROCOMPUTER OUTPUT

The basic technique that you use to output data from the accumulator to an output device is quite simple: you generate, via software and hardware, a single output device select pulse and use it to enable a latch chip at the instant when the accumulator data appears on the bidirectional data bus. The 8080A microprocessor chip

is responsible for the entire synchronization process. The latch chip plays a passive role in the data transfer process and latches data only when instructed to do so by a device select pulse. Depending upon the type of latch chip used, either a positive or a negative device select pulse is used to latch the data. Recall Experiment No. 4 in Unit Number 17, in which you used a 74154 decoder chip to generate sixteen different negative device select pulses [Figure 20-4].




Figure 20-4. Schematic circuit diagram of the use of a 74154 decoder chip to generate sixteen different negative device select pulses.

It is such pulses that you use, either directly or with inversion, to latch microcomputer data into chips such as the 8212, 74100, 7475, 74198, 74175, or 74193.

#### SOME OUTPUT LATCH CIRCUITS

Typical microcomputer output circuits include those based upon the 8212 chip (Figures 20-5 and 20-6);




Figure 20-5. Pin configuration of the 8212 8-bit latch/buffer chip.





Figure 20-6. Schematic diagram of a circuit in which an 8212 chip serves as an output latch.

the 74100 eight-bit D-type latch (Figures 20-7 and 20-8); a pair of 7475 D-type latch chips (Figures 20-9 and 20-10); the 74198 eight-bit shift register and 74175 eight-bit latch, both of which are positive-edge triggered devices (Figures 20-11 and 20-12); and a pair of 74193 up/down counters (Figures 20-13 and 20-14).



74100

Figure 20-7. Pin configuration of the 74100 eight-bit D-type latch chip.





Figure 20-8. Microcomputer output latch circuit based upon the use of a 74100 D-type latch. The output is provided as a three-digit octal word.



7475

Figure 20-9. Pin configuration of the 7475 four-bit D-type latch chip.




Figure 20-10. Microcomputer output latch circuit based upon the use of a pair of 7475 four-bit D-type latches.




Figure 20-11. Pin configurations of the 74198 eight-bit shift register and the 74175 four-bit latch. Both chips contain positive-edge triggered flip-flops of the 7474 type.



20-10




Figure 20-12. Microcomputer output latch circuit based upon the use of a 74198 eight-bit shift register.




Figure 20-13. Microcomputer output latch circuit based upon the use of a pair of 74175 latch chips.




Figure 20-14. Pin configurations of the 74192 and 74193 up/down counter chips, which each contain an internal 4-bit latch of the 7475 type.




Figure 20-15. Microcomputer output latch circuit based upon the use of a pair of 74193 up/down counter chips. This circuit demonstrates how you would pre-load a count into an up/down counter directly from the accumulator in an 8080A-based microcomputer. You would not normally use such a chip as a general purpose latch.

When using the 8212 chip as an output latch, you should make certain that the clear input, CLR, at pin 14 is tied to logic 1 when not in use.

#### OUTPUT DRIVE CAPABILITY

The characteristics of different TTL subfamilies and the concepts of *fan-in* and *fan-out* have been previously described in Unit Number 10. Such considerations are extremely important when you construct microcomputer output circuits. Thus, the fan out of an 8080A microprocessor chip is 1.2, which means that a single output pin can drive (sink) a maximum current of only 1.9 mA. The fan-in of a normal 7400-series input is 1.6 mA, so it should be clear that *you should always employ output devices that have a much lower fan-in whenever you make a direct connection to an 8080A output pin.*

What chips should you use? We recommend the following:

- o Chips in the 74LS subfamily, in which the fan-in of an input is only 0.2, or 0.32 mA.
- o Chips in the 74L subfamily, in which the fan-in of an input is only 0.1, or 0.16 mA.
- o Microprocessor-compatible chips such as the 8205 decoder, 8212 eight-bit I/O port, 8111-2 static read/write memory, and related chips, in which the fan-in is only 0.15, or 0.25 mA. Such chips are manufactured specifically for interfacing to an 8080A chip.

Many low-power chips can be tied to the output busses from a microprocessor chip provided only that such busses are not overloaded.

You should also concern yourself with the fan-out of a low-power chip that is connected to an 8080A bus. If output signals must travel over a distance that is greater than several inches, it is good policy to buffer the latch outputs. Latch and flip-flop outputs are inherently sensitive to drive problems. The fan-out of a 74LS output is only 5 while that for a 74L output is 2.25.

In constructing a microcomputer, it is common to have bus runs that are as long as nine to twelve inches. Do not make a bus over one foot long without using special bus drivers and a termination network.


## MICROCOMPUTER INPUT

The technique that you use to input data from an external device into the accumulator is analogous to the technique used for microcomputer output: *you generate, via software and hardware, a single input device select pulse and use it to enable a three-state buffer at the instant when a direct path is opened up between the bidirectional data bus and the accumulator.* As with microcomputer output, the 8080A chip is responsible for the entire synchronization process. The three-state buffer chip plays a passive role in the data transfer process and applies data to the data bus only when instructed to do so by a device select pulse. Either a positive or negative device select pulse is used to enable the buffer, depending upon the type of buffer used. Typical three-state buffer chips are the 8212 and 8095. The 8255 programmable peripheral interface chip has become popular as an input buffer.

## SOME INPUT THREE-STATE BUFFER CIRCUITS

Typical microcomputer input circuits include those based upon the 8095 or 8212 chips, as shown in Figures 20-16 through 20-18. The 8212 eight-bit latch/buffer chip has been previously shown in Figure 20-5 as an output latch. It should be emphasized that *only one three-state buffer input to an 8080A-based microcomputer must be enabled at any given time.* All input device select pulses should be absolutely decoded, which means, for accumulator I/O, that all eight bits of the device code should be used to uniquely identify the desired input device. If a non-existent device is called to input data, usually the byte, 37<sub>h</sub>, will be input to the accumulator.

In Figure 20-17, the enabled three-state buffers permit data to be transferred to the bidirectional data bus lines, D0 through D7, which are connected to the outputs of the 8095 chips. The accumulator acquires the logic switch data during the clock period of the input device select pulse, which, for the 8095 chips, is a negative pulse. The inputs of the 8095 chips can be connected to any source of digital data, such as a laboratory instrument. This data is transferred through the 8095 buffers, placed on the bidirectional data bus lines, and *copied* or "jammed" into the accumulator during an IN microcomputer instruction. Data is input to the accumulator each time that the IN instruction and a device code are executed. The accumulator need not be cleared before the IN instruction, since both a logic 0 and a logic 1 are jammed into the appropriate bit positions during the device select pulse clock period.



8095

Figure 20-16. Pin configuration of the 8095 three-state buffer chip, which is inexpensive and widely used in microcomputer interface circuits.

20-14




Figure 20-17. Microcomputer input circuit based upon the use of a pair of 8095 three-state buffer chips. The logic switches can be replaced by any eight-bit source of TTL data.




Figure 20-18. Microcomputer input circuit based upon the use of an 8212 latch/buffer chip.

## ACCUMULATOR I/O INSTRUCTIONS

There are only two 8080A accumulator I/O instructions, which transfer data between the accumulator and external I/O devices concurrent with the generation of the IN and OUT synchronization pulses:

- 323 <B2> OUT Output the accumulator contents to the output latch selected by the device code in the second byte. This instruction is executed in ten clock cycles, or 13.33  $\mu$ s for an 8080A-based microcomputer operating at 750 kHz.
- 333 <B2> IN Input into the accumulator the contents of the digital device and three-state buffer circuit selected by the device code in the second byte. This instruction is executed in ten clock cycles, or 13.33  $\mu$ s for a 750 kHz clock rate.

In this Unit, in contrast to Unit Number 17, the device select pulses generated by the above instructions are used to transfer information to and from the accumulator.

## FIRST INPUT/OUTPUT PROGRAM

A simple program to input the logic switch data in Figure 20-17 into the accumulator and then immediately output it to output latch 000 shown in Figure 20-10 is as follows:

LO memory address	Instruction byte	Mnemonic	Description
000	333	START, IN	Input logic switch data associated with input device 004, a pair of 8095 three-state buffers
001	004	004	Device code 004
002	323	OUT	Output accumulator data to output latch 000, a pair of 7475 latch chips
003	000	000	Device code 000
004	166	HLT	Halt

This program will input the logic switch data into the accumulator, then output the accumulator data to an output latch, and finally halt.

## SECOND PROGRAM

To continuously input and output the data acquired by input device 004, change the HALT instruction to a JMP instruction that loops back to HI = 003 and LO = 000.

LO memory address	Instruction byte	Mnemonic	Description
000	333	START, IN	Input logic switch data from input device 004
001	004	004	Device code 004
002	323	OUT	Output data to output device 000
003	000	000	Device code 000
004	303	JMP	Unconditional jump to memory location START
005	000	START	LO address byte of START
006	003	-	HI address byte of START

## THIRD PROGRAM

To store the input data into a memory location and update the memory contents each time a new eight-bit data point is input, you would use the following program:

LO memory address	Instruction byte	Mnemonic	Description
000	333	START, IN	Input logic switch data from input device 004
001	004	004	Device code 004
002	323	OUT	Output data to output device 000
003	000	000	Device code 000
004	062	STA	Store the accumulator contents in the memory location given by the following two bytes
005	200	STORE	LO address byte of STORE
006	003	-	HI address byte of STORE
007	166	HLT	Halt

This program is similar to the second program, but this time a STA <B2> <B3> instruction has been added to permit you to store the accumulator contents into memory location STORE, which is at HI = 003 and LO = 200. After the program comes to a halt, examine location STORE to see if the input logic switch data from device 004 is present. Change the switch settings, execute the program again, and

again, and once more examine memory location STORE. You may ask, How can data be stored when it has previously been sent out to output latch 0007? At first glance, it appears that the input data has been "used up" when it is output to latch 000. The answer is that when a data byte is transferred from one location to another, it is *copied* to the new location. The original data is still present and is not "used up." This general rule holds for almost all data transfers in a microcomputer system, from register to register, register to memory, memory to register, accumulator to output device, etc.

## FOURTH PROGRAM

This program is specially interesting if you have a MMD-1 (Dyna-Micro) micro-computer, in which the keyboard is input port 000 [see Unit Number 4].

LO memory address	Instruction byte	Mnemonic	Description
000	33	START, IN	Input data from keyboard on MMD-1 microcomputer
001	00	000	Device code 000
002	32	OUT	Output data to output port 000 on MMD-1 microcomputer
003	00	000	Device code 000
004	30	JMP	Unconditional jump to memory location START
005	00	START	LO address byte of START
006	00	-	HI address byte of START

When you execute this program, you will be able to determine the encoding for each of the fifteen keys on the MMD-1 microcomputer. The sixteenth key is RESET, which is hardwired directly to the 8224 chip. The encoding of the keys can be summarized as follows:

[illegible]



20-18

With respect to the above table, you should observe that: (a) bits D4, D5, and D6 are always at a logic 1 state since they are unconnected data bus bits; (b) when any of the fifteen keys are pressed, bit D7 always goes to logic 1, indicating key closure and serving as a flag bit; and (c) bits D0, D1, and D2 correspond to the octal code for the octal digit key, provided that bit D3 is at logic 0.

#### FIFTH PROGRAM

This program adds one to the contents of the accumulator, decimal adjusts the accumulator contents, and then outputs the binary-coded decimal result, *i.e.*, two BCD digits packed in an 8-bit data byte, to output port 002.

LO memory address	Instruction byte	Mnemonic	Description
000	257	XRA A	Clear the accumulator
001	306	REPEAT, ADI	Add the immediate byte to the accumulator
002	001	001	Immediate byte
003	047	DAA	Decimal adjust the resulting accumulator contents
004	006	MVI B	Move the following timing byte to the B register
005	040	040	Timing byte
006	315	LOOP, CALL	Call 10 ms time delay loop DELAY located in KEX
007	277	DELAY	LO address byte of DELAY
010	000	-	HI address byte of DELAY
011	005	DCR B	Decrement B register
012	302	JNZ	If B register is not equal to 000, jump to memory location LOOP; otherwise, continue to next instruction
013	006	LOOP	LO address byte of LOOP
014	003	-	HI address byte of LOOP
015	323	OUT	Output BCD digits to output port 002
016	002	002	Device code 002
017	303	JMP	Jump to memory location REPEAT
020	001	REPEAT	LO address byte of REPEAT
021	003	-	HI address byte of REPEAT

When you execute this program, you will observe the BCD numbers 00 through 99 at output port 002. Once the port reaches 99<sub>10</sub>, it returns to 00 and repeats the slow counting process. As a programming tip, we would like to point out that you should not use the INR A instruction to increment the accumulator immediately before a DAA instruction. The ADI 001 instruction accomplishes the same result, and properly adjusts the carry and auxiliary carry bits so that the DAA operation can be properly performed.

## INTRODUCTION TO THE EXPERIMENTS

The following simple experiments illustrate accumulator I/O techniques. More extensive accumulator I/O experiments are provided in Unit Number 22.

Experiment No.	Comments
1	A simple microcomputer input-output circuit. Demonstrates the use of 7475 latches and 8095 three-state buffers in accumulator I/O.
2	Microcomputer input-output on the MMD-1 microcomputer. Demonstrates the operation of the keyboard on the MMD-1 microcomputer.
3	Characteristics of the DAA instruction. Demonstrates that the use of a DAA instruction permits you to add two 8-bit packed BCD numbers.

*The accumulator I/O ports that you wire in Experiment No. 1 will be used, with very little modification, in Experiment Nos. 1 through 3 in Unit Number 21. Do not remove the 7475 and 8095 I/O port circuits from your breadboard.*

# EXPERIMENT NO. 1



23-21

## A SIMPLE MICROCOMPUTER INPUT-OUTPUT CIRCUIT


### PURPOSE


The purpose of this experiment is to test the behavior of a simple microcomputer input-output circuit based upon the 8095 three-state buffer and the 7475 latch.

### PIN CONFIGURATIONS OF INTEGRATED CIRCUIT CHIPS



### SCHEMATIC DIAGRAMS OF CIRCUITS





## PROGRAM

LO memory address	Instruction byte	Mnemonic	Description
000	333	START, IN	Input logic switch data from input port 004
001	004	004	Device code 004
002	323	OUT	Output accumulator to output port 003
003	003	003	Device code 003
004	303	JMP	Unconditional jump to memory location START
005	000	START	LO address byte of START
006	003	-	HI address byte of START

## STEP 1

This experiment provides you with experience in the wiring both of an input port and also an output port. If you only wish to have experience wiring the input

port, do not wire the 7475 latch circuit and skip to Step 7 below.

On a breadboard that has sufficient room for four 16-pin integrated circuit chips, wire the 7475 output port and the 8095 input port. Remember that you will also need decoder circuits to provide the input and output device select pulses [see Unit Number 17]. If you have only a single decoder chip, you may wish to skip to Step 7 below and only wire the 8095 chips.

#### STEP 2

Load the program into memory starting at HI = 003 and LO = 000.

#### STEP 3

Set the logic switches all to logic 1. Execute the program at the full microcomputer speed. What do you observe at output port 003?

All of the lamp monitors of output port 003 are lit.

#### STEP 4

With the microcomputer operating at full speed, return each logic switch, one at a time, to logic 0. While doing so, explain what you observe on the output port lamp monitors.

As soon as a logic switch is returned to logic 0, the corresponding output lamp monitor also returns to logic 0. There is a one-to-one correspondence between the logic switches and the lamp monitors.

#### STEP 5

Set the eight logic switches to HGFEDCBA = 11110101, or 365 in octal code. Execute the program at the full microcomputer speed, and then switch to single-step operation using a circuit such as that described in Experiment No. 2 in Unit Number 17. Wire a bus monitor circuit such as that described in Experiment No. 1 in Unit Number 17. The latch enable input should be at logic 0.

#### STEP 6

Single step through the execution of the program and verify the following sequence of bytes that should appear on the bus monitor. Note that you are executing a continuous loop, so you should always be able to start at the beginning through the application of several single-step pulses.

20-24

Data bus byte  
that appears  
on the  
bus monitor

Comments

333	FETCH machine cycle for IN instruction code
004	FETCH machine cycle for byte <B2> of the IN instruction that is the device code of the input port
365	INPUT machine cycle, during which information present on the external bidirectional data bus is transferred directly to the accumulator and the device code appears on the address bus. An IN control signal is also generated during this machine cycle. [NOTES: The input device select pulse 004 enables the pair of 8095 chips and permits logic switch data to appear on the data bus. In this case, the logic switches have been set to the octal byte, 365.]
323	FETCH machine cycle for OUT instruction code
003	FETCH machine cycle for byte <B2> of the OUT instruction that is the device code of the output port
365	OUTPUT machine cycle, during which the accumulator contents is made available on the bidirectional data bus and the device code appears on the address bus. An OUT control signal is also generated during this machine cycle. [NOTES: The output device select pulse 003 enables the pair of 7475 latches and permits them to latch the octal byte, 365, that appears on the data bus. It is this data byte that was originally input during the IN instruction above.]
303	FETCH machine cycle for JMP instruction code.
000	FETCH machine cycle for byte <B2> of the JMP instruction. This is the LO address byte of memory location START.
003	FETCH machine cycle for byte <B3> of the JMP instruction. This is the HI address byte of memory location START.

As you continue to single step the microcomputer, the above sequence of bytes on the data bus will be repeated. The important point here is the fact that you can actually observe the transfer of data between the accumulator and an input or output device. When you work with more complex interface circuits, you may wish to have a bus monitor and single-step circuit to verify that the proper data is being transferred at the proper time.

#### STEP 7

If you do not wish to wire a 7475 latch circuit and if you have a MMD-1 microcomputer, you can take advantage of the fact that there are three 7475-based output ports on the board. The device codes for these ports are 000, 001, and 002. We recommend that you use output port 002, which requires a change in the instruction byte at LO = 003 to 002. Make this change in the program.

## STEP 8

Set the eight logic switches to logic 1. Execute the program at the full microcomputer speed. What do you observe at output port 002?

All of the lamp monitors on output port 002 are lit.

## STEP 9

With the microcomputer operating at full speed, return each logic switch, one at a time, to logic 0. While doing so, explain what you observe on the output port.

As soon as a logic switch is returned to logic 0, the corresponding output lamp monitor also returns to logic 0. There is a one-to-one correspondence between the logic switches and the lamp monitors.

## STEP 10

Set the eight logic switches to HGFEDCBA = 11110101, or 365 in octal code. Execute the program at the full microcomputer speed, and then switch to single-step operation using a circuit such as that described in Experiment No. 2 in Unit Number 17. Wire a bus monitor circuit similar to that described in Experiment No. 1 in Unit Number 17. The latch enable input should be at logic 0.

## STEP 11

Single step through the execution of the program and verify the sequence of bytes given in Step 6 of this experiment. *Keep in mind that the FETCH machine cycle for the output instruction device code places the byte 002 on the data bus instead of 003. Why?*

You have changed the output port device code from 003 to 002 in Step 7. Therefore, device code 002 must appear on the data bus during the FETCH machine cycle.

## DISCUSSION

This experiment integrates much of what you have learned so far: the generation and use of device select pulses, accumulator input-output, and 8080A programming for input-output operation. A simple three-state input port and latch output port have been constructed and used under software control.



## EXPERIMENT NO. 2


## MICROCOMPUTER INPUT-OUTPUT ON THE MMD-1 MICROCOMPUTER

## PURPOSE

The purpose of this experiment is to demonstrate the operation of the keyboard on the MMD-1 microcomputer.

## PIN CONFIGURATIONS OF INTEGRATED CIRCUIT CHIPS

No interface circuitry is necessary since all of the necessary chips--the 7475 latch, the 8095 (SN74365) three-state buffer, and the 74148 priority encoder--are already present on the MMD-1 microcomputer. The pin configurations of the 7475 and 8095 chips have been given in the preceding experiment. The pin configuration and truth table for the 74148 chip is given below.



## SCHEMATIC DIAGRAM OF CIRCUIT

The schematic diagram of the input/output section of the MMD-1 microcomputer is given on the following page through the courtesy of Gernsback Publications, Inc. (All rights reserved).


## PROGRAM

LO memory address	Instruction byte	Mnemonic	Description
000	333	START, IN	Input data from keyboard on MMD-1 microcomputer
001	000	000	Device code 000
002	323	OUT	Output data to output port 002 on MMD-1 microcomputer
003	002	002	Device code 002
004	303	JMP	Unconditional jump to memory location START

005	000	START	LO address byte of START
006	003	-	HI address byte of START

## STEP 1

Study the following schematic diagram for the input/output section on the MMD-1 microcomputer.



Note the following:

- o The input/output section is an example of accumulator I/O. The clues that we used to reach this conclusion were the IN and OUT control signals on the left-hand side of the diagram.
- o The I/O decoder circuit consists of a 74142 decoder chip and 7402 2-input NOR gates. For further details, consult Figure 17-7 and the associated text as well as Experiment No. 5 in Unit Number 17.
- o There are three 8-bit output ports:
  - \* Output port 000, which consists of 7475 latches IC26 and IC27
  - \* Output port 001, which consists of 7475 latches IC24 and IC25
  - \* Output port 002, which consists of 7475 latches IC28 and IC29
- o There is one 5-bit input port, which is ultimately connected to the keyboard
  - \* Input port 000, which consists of an 8095 chip, IC31
- o The pair of 74148 priority encoder chips and the 7400 2-input NAND gate provide the circuitry to decode fifteen keys on the keyboard. When a single key is pressed, the input to the 74148 corresponding to that key goes to a logic 0 and output GS on the 74148 chip goes to a logic 0. The three-bit octal code for the pressed key appears at output pins A, B, and C on the 74148 chip. Remember that the sixteenth key, RESET, is a hardwired function and generates no code.

#### STEP 2

Load the program into memory starting at HI = 003 and LO = 000.

#### STEP 3

Execute the program at the full microcomputer speed. When you do not press any key on the keyboard, which bits are lit on output port 002?

Bits D4, D5, and D6 are at logic 1; the remaining five bits are at logic 0.

#### STEP 4

Press any key on the keyboard except the RESET key. Is it true that bit D7 on output port 002 always goes to a logic 1 when any of the remaining fifteen keys is pressed?

Yes. The reason is that this is the bit that indicates to the KEX monitor program that a key has been pressed. Once the microcomputer detects that a key

has been pressed, it then proceeds to determine which key was pressed. In the routine that accomplishes this task, there is a 10 ms time delay to eliminate the common problem of contact bounce. The keyboard input program from KEX is listed at the end of this experiment.

#### STEP 5

So far, you have observed that bits D4, D5, and D6 remain at logic 1 no matter which key is pressed and that bit D7 goes to logic 1 whenever a key is pressed. You now must determine the function of the remaining four bits, D0 through D3.

Press keys 0 through 7 in sequence and observe the bit pattern at the output port 002 bits D0 through D2. What do you observe?

The bit pattern at D0 through D2 corresponds to the three-bit code for the keys 0 through 7. Thus, key 5 will have the three-bit code, 101.

#### STEP 6

Press keys H, L, G, S, A, B, and C and explain what you observe at bit D3 on the output latch. Also explain the significance of bits D0 through D2 when these keys are pressed.

When any one of keys H, L, G, S, A, B, or C is pressed, bit D3 always goes to a logic 1. The remaining three bits, D0 through D2, decode which key is pressed. You have now verified the encoding of the keyboard. Such encoding can be summarized by the following truth table, which gives the logic state of the bits when the key is pressed.

Key heading	D7	D6	D5	D4	D3	D2	D1	D0
0	1	1	1	1	0	0	0	0
1	1	1	1	1	0	0	0	1
2	1	1	1	1	0	0	1	0
3	1	1	1	1	0	0	1	1
4	1	1	1	1	0	1	0	0
5	1	1	1	1	0	1	0	1
6	1	1	1	1	0	1	1	0
7	1	1	1	1	0	1	1	1
S	1	1	1	1	1	0	0	0
C	1	1	1	1	1	0	1	0
G	1	1	1	1	1	0	1	1
H	1	1	1	1	1	1	0	0
L	1	1	1	1	1	1	0	1
A	1	1	1	1	1	1	1	0
B	1	1	1	1	1	1	1	1

## STEP 7

When keyboard keys are activated, the code is input and then output from the 8080A chip to the latched LEDs. It is important to remember that this data transfer process is under software control.

Change the device code byte at LO = 001 to 005 in the program, then execute it at 750 kHz. Does it operate as it has previously? Why?

No. The device address for the input instruction has been changed so that the keyboard is no longer selected.

## LISTING OF SUBROUTINE KBRD

The instantaneous input of keyboard data may not match the codes shown previously because of contact bounce in the non-ideal mechanical switches. A switch bounce "filter" program is available in the KEX programmable read-only memory (PROM) starting at address 000 315. This program, called KBRD, may be called with a subroutine call, and returns with the key code value located in the accumulator. If you wish to use this subroutine be sure that you have set up a stack area. A listing for the keyboard input subroutine is shown below.

Memory address	Instruction byte	Mnemonic	Comments
000 315	333	KBRD, IN	/Input from keyboard encoders
000 316	000	000	
000 317	267	ORA A	/Set flags
000 320	372	JM	/Jump back if last key not released
000 321	315	KBRD	
000 322	000	Ø	
000 323	315	CALL	/Wait 10 msec
000 324	277	TIMOUT	
000 325	000	Ø	
000 326	333	FLAGCK, IN	
000 327	000	000	
000 330	267	ORA A	
000 331	362	JP	/Jump back to wait for a new key to
000 332	326	FLAGCK	/be pressed
000 333	000	Ø	
000 334	315	CALL	/Wait 10 msec for bouncing
000 335	277	TIMOUT	
000 336	000	Ø	

000 337	333	IN	
000 340	000	000	
000 341	267	ORA A	
000 342	362	JP	/Jump back if new key not still
000 343	326	FLAGCK	/pressed (false alarm)
000 344	000	Ø	
000 345	346	ANI	/Mask out all bits but key code
000 346	017	017	
000 347	345	PUSH H	/Save H and L registers
000 350	046	MVI H	/Zero H register
000 351	000	000	
000 352	306	ADI	/Add the address of the beginning of
000 353	360	360	/the table to the key code
000 354	157	MOV L,A	
000 355	176	MOV A,M	/Fetch new value from table
000 356	341	POP H	/Restore H and L registers
000 357	311	RET	

The following translation table converts the code generated by key closures to the code used by the main KEX program.

000 360	000	TABLE,	000	
000 361	001		001	
000 362	002		002	
000 363	003		003	
000 364	004		004	
000 365	005		005	
000 366	006		006	
000 367	007		007	
000 370	013		013	/S
000 371	000		000	/This code cannot be generated
000 372	017		017	/C
000 373	012		012	/G
000 374	010		010	/H
000 375	011		011	/L
000 376	015		015	/A
000 377	016		016	/B

#### LISTING OF SUBROUTINE TIMOUT

Memory address	Instruction byte	Mnemonic	Comments
000 277	365	TIMOUT, PUSH PSW	/Save accumulator and flags
000 300	325	PUSH D	/Save register pair D

20-32

000 301	021	LXI D	/Load D and E with value to be
000 302	046	046	/decremented
000 303	001	001	
000 304	033	MORE, DCX D	/Decrement register pair D
000 305	172	MOV A,D	/Move D to A
000 306	263	ORA E	/OR E with A
000 307	302	JNZ	/Is register A = 000? If not, jump
000 310	304	MORE	/to MORE at LO = 304 and
000 311	000	Ø	/HI = 000. Otherwise, continue to
			/next instruction.
000 312	321	POP D	/Restore register pair D
000 313	361	POP PSW	/Restore accumulator and flags
000 314	311	RET	/Return from subroutine TIMEOUT

The above programs have been written in the way they would appear as output from the Tychon, Inc. 8080A resident assembler/editor program.

EXPERIMENT NO. 3  
CHARACTERISTICS OF THE DAA INSTRUCTION

20-33

PURPOSE

The purpose of this experiment is explore some of the characteristics of the DAA instruction.

PROGRAM

LO memory address	Instruction byte	Mnemonic	Description
000	000	BEGIN, NOP	No operation
001	257	XRA A	Clear the accumulator
002	306	ADD, ADI	Add the following byte to the accumulator
003	001	001	Data byte
004	047	DAA	Decimal adjust the resulting accumulator contents
005	006	MVI B	Move the following timing byte to register B
006	040	040	Timing byte
007	315	REPEAT, CALL	Call 10 ms time delay routine DELAY located in KEX EPROM
010	277	DELAY	LO address byte of DELAY
011	000	-	HI address byte of DELAY
012	005	DCR B	Decrement register B
013	302	JNZ	If register B is not equal to 000, jump to memory location REPEAT: otherwise, continue to next instruction
014	007	REPEAT	LO address byte of REPEAT
015	003	-	HI address byte of REPEAT
016	323	OUT	Output pair of packed BCD digits to output port 002
017	002	002	Device code 002
020	303	JMP	Jump to memory location ADD
021	002	ADD	LO address byte of ADD
022	003	-	HI address byte of ADD



27-34

#### STEP 1

This experiment uses output port 002 on the MMD-1 microcomputer. Our objective is to demonstrate how the DAA instruction is used to facilitate BCD arithmetic operations.

What do we mean by a pair of "packed BCD digits"?

We mean an 8-bit number that is composed of two 4-bit BCD digits, one occupying the four most significant bits and the other occupying the four least significant bits.

#### STEP 2

Load the program into read/write memory starting at HI = 003 and LO = 000. Execute the program. Observe what happens immediately after the BCD count in output port 002 reaches  $99_{10}$ . Summarize your observations in the space below.

We observed that the counts immediately following 99 were 00, 01, 02, 03, 04, 05, 06, 07, 08, 09, 10, . . . . In other words, the output port "rolled over" and started to count up from 00 once again. This type of behavior is what we would expect.

#### STEP 3

Now change the following instruction bytes in the program:

002	000	NOP	No operation
003	074	INR A	Increment accumulator by one
006	200	200	Timing byte

Execute the program, as modified above, and explain what you observe on output port 002 immediately following  $99_{10}$ .

We observed a strange sequence of digits that are best listed in hexadecimal

code: 00, 61, C2, 23, 84, E5, 46, A7, 08, 69, D0, 31, 92, etc. The least significant BCD digit was correct, but the most significant BCD digit varied in an unpredictable manner.

#### STEP 4

Why did you observe a problem when the INR A instruction replaced the ADI 001 instruction? After all, both increment the accumulator contents by one.

The ADI 001 instruction affects both the auxiliary carry and carry flags, depending upon the result of the operation. In contrast, *the INR A instruction affects only the auxiliary carry flag*. In order for the DAA instruction to operate properly, both the carry and auxiliary carry must respond properly to an arithmetic instruction that immediately precedes the DAA instruction. Such is not the case for the INR A instruction.

#### STEP 5

Consider the following initial steps in the program:

000	076	MVI A	Move following byte into accumulator
001	AUG	AUG	Data byte AUG that serves as the augend for an addition
002	306	ADI	Add the following byte to the accumulator
003	ADD	ADD	Data byte ADD that serves as the addend for an addition

Once this addition has been performed, the time delay routine executed, and the sum output to port 002, the microcomputer execution is halted through the use of the following instruction byte,

020	166	HLT	Halt
-----	-----	-----	------

The terms, augend and addend, have been defined by Graf<sup>2</sup> in the following manner:

*addend*            A quantity which, when added to another quantity (called the augend), produces a result called the sum.

*augend*            In an arithmetic addition, the number increased by having another number (called the addend) added to it.

In the above program section in this Step, must the data bytes AUG and ADD be binary numbers or packed BCD numbers? The answer to this question is crucial to

the operation of the DAA instruction, so consider it carefully. Please write your answer in the space below.

The correct answer is as follows:

- o If the four steps are not followed by a DAA instruction, the data bytes AUG and ADD are treated as 8-bit binary numbers and a straight binary addition is performed to yield a binary number as a sum.
- o If the four steps are are followed by a DAA instruction, the data bytes AUG and ADD are treated as 8-bit packed BCD numbers and a BCD correction is automatically performed within the 8080A to yield a packed BCD number as a sum.

This is a very important distinction and one that you must remember. With the 8080A microprocessor chip, you can, in essence, perform simple BCD arithmetic, which means that the augend, addend, and sum are all considered to be packed BCD numbers. You should remember, though, that the 8080A and almost all other computers are binary processors. All data is treated as binary 1s and 0s. Codes such as ASCII, EBCDIC, and BCD are transparent to the computer. To perform BCD math requires careful attention to programming and the careful use of the Decimal Adjust Accumulator (DAA) instruction. It should not be considered as a binary-to-decimal converter!

#### STEP 6

Change the instruction bytes at LO memory addresses 000, 002, and 020 to those indicated in Step 5. Perform the following additions between the BCD data bytes AUG and ADD, and compare the SUM that you observe on output port 002 with that given in the table below.

AUG (packed BCD)	ADD (packed BCD)	SUM (packed BCD)	Output port 002 (packed BCD)
10	00	10	
10	10	20	
10	15	25	
15	19	34	
27	28	55	
33	48	81	
38	75	13*	
99	99	98*	

\* Carry = 1 for these sums

What do you conclude?

You should conclude that when an addition operation is immediately followed by a DAA instruction, the data bytes added must be considered to be packed BCD quantities and the SUM is also a packed BCD quantity with or without carry. True BCD additions are being performed by the microcomputer through a binary addition and a BCD correction called Decimal Adjust Accumulator (DAA). The 8080A chip from the Intel Corporation can only perform BCD additions. Subtractions require tricks since the auxiliary carry is not affected by the SUB and SBB instructions. The NEC 8080A chip has an extra flag bit, SUB, that permits you to perform packed BCD subtractions using SUB, SBB, and SBI.

#### STEP 7

Eliminate the DAA instruction by substituting the following NOP instruction byte:

004      000      NOP      No operation

Perform the following additions between AUG and ADD and compare the SUM that you observe on output port 002 with that given in the table below.

AUG (binary)	ADD (binary)	SUM (binary)	Output port 002 (binary)
10	00	10	
10	10	20	
10	15	25	
15	19	2E	
27	28	4F	
33	48	7B	
38	75	AD	
99	99	32*	

\* Carry = 1 for this sum

Note that the AUG and ADD column entries are given in hexadecimal code ( ) rather than in octal or decimal code. One of the objectives of this experiment is to give you some practice in converting decimal and hexadecimal quantities into octal code, and vice versa.

What do you conclude from the above table?

You should conclude that when an addition of two numbers is not immediately followed by a DAA instruction, the data bytes AUG and ADD as well as the SUM must be considered as regular 8-bit binary numbers. The microcomputer is now performing binary arithmetic, but the sum has not been corrected to give a BCD answer.

This experiment demonstrates that you can input and output either binary or packed BCD data and perform either binary or BCD additions using such data. We have simulated the input of BCD data through the use of the MVI A instruction.

## REVIEW

The following questions will help you review accumulator input/output techniques.

1. What is meant by the term, "accumulator input/output"?
2. What differences exist between chips used for microcomputer output and those used for microcomputer input? Explain why the chips for the two different uses must differ in function.
3. Why is the output drive capability of a microprocessor chip and the fan-in characteristics of interface chips important in microcomputer output circuits?
4. Based upon the information presented in the Fifth Program and Experiment No. 3, explain the characteristics of the DAA instruction in the addition of a pair of 8-bit numbers.

## ANSWERS

1. Accumulator input/output is a term associated with 8080-based microcomputer systems. The I/O instructions are IN and OUT and the data transfer occurs between the I/O device and the accumulator within the 8080 chip.

2. In microcomputer output, the objective is to "catch" data that is being output for only a short interval of time. The capture of data is accomplished using an 8-bit latch that is enabled during the short interval of time.

In microcomputer input, the objective is to input stable TTL data into the microprocessor chip during the interval of time when the external input device has control over the data bus. At all other times, the input device should not influence the data bus. Such objectives are accomplished using a three-state 8-bit buffer.

3. The drive capability of an output pin on a microprocessor chip may be low, of the order 1.9 mA or even less. The fan-in of a typical TTL input is 1.6 mA, so it is not possible to connect more than one standard TTL input to a single microprocessor chip output. The solution, of course, is to use TTL chips that have lower fan-ins, i.e., the 74L or 74LS series, or else to use a driver between the microprocessor chip and output devices.

4. In the absence of a DAA instruction, when two 8-bit numbers are added using an ADD, ADC, ADI, or similar instruction, the sum of the two numbers is in binary and the augend and addend are assumed to be binary quantities. When a DAA instruction immediately follows an ADD, ADC, or ADI instruction, the augend, addend, and sum must all be considered to be 2-digit packed BCD numbers. In other words, you can perform pure binary addition or pure BCD addition depending upon whether the DAA instruction is absent or present.

## UNIT NUMBER 21

## AN INTRODUCTION TO MEMORY MAPPED INPUT/OUTPUT TECHNIQUES

## INTRODUCTION

In memory mapped I/O, you treat an input/output device as if it were a memory location and use memory transfer instructions such as MOV, STAX, LDAX, STA, LDA, SHLD, and LHLD to input and output data. Any of the general purpose registers can be the source or destination of memory mapped I/O data. In this unit, you will use simple memory mapped I/O programs and wire simple input/output interface circuits that permit you to transfer data with the aid of memory-reference instructions. In this unit and the one that follows, the term, "memory I/O", will be used as a synonym for memory mapped I/O.

## OBJECTIVES

At the completion of this unit, you will be able to do the following:

- o Summarize the differences between accumulator I/O and memory mapped I/O techniques.
- o Sketch a circuit that can be used to generate memory address select pulses.
- o Explain how memory address select pulses are employed to achieve the objective of memory mapped input/output.
- o Wire a simple memory input circuit.
- o Wire a simple memory output circuit.
- o Compare the memory input characteristics of the following three instructions: LDA, LDAX, and MOV A,M
- o Compare the memory output characteristics of the following three instructions: STA, STAX, and MOV M,A.



## MEMORY MAPPED I/O VS ACCUMULATOR I/O

An input/output device can be a teletype, cathode ray tube (CRT) display, laboratory instrument, minicomputer, another microcomputer, or a small digital device such as an integrated circuit chip. All I/O devices can exchange data between the 8080A microprocessor chip via either *accumulator I/O* or *memory mapped I/O* techniques, which are similar to each other in basic concept. We compare these two I/O techniques in Tables 21-1 and 21-2 below.

Table 21-1. Summary of characteristics of accumulator I/O

8080A instructions:	OUT <B2> IN <B2>
Control signals:	$\overline{\text{OUT}}$ IN
Data transfer:	Between accumulator and I/O device
Device decoding:	An eight-bit device code, A0 to A7 or A8 to A15, that is byte <B2> in the IN or OUT instruction. We recommend that it be absolutely decoded, i.e., that all eight bits be used to designate, or decode, a specific I/O device.
Terminology:	The I/O processes will be called <i>input</i> and <i>output</i> . The decoded signal that strobes an I/O device will be called a <i>device select pulse</i> .

Table 21-2. Summary of characteristics of memory mapped I/O

8080A instructions:	MOV B,M      MOV M,H      ANA M MOV C,M      MOV M,L      XRA M MOV D,M      MOV M,A      ORA M MOV E,M      STAX B      CMP M MOV H,M      STAX D      INR M MOV L,M      LDAX B      DCR M MOV A,M      LDAX D      MVI M MOV M,B      ADD M      STA <B2> <B3> MOV M,C      ADC M      LDA <B2> <B3> MOV M,D      SUB M      SHLD <B2> <B3> MOV M,E      SBB M      LHLD <B2> <B3>
Control signals:	$\overline{\text{MEMR}}$ MEMW
Data transfer:	Between memory I/O device and registers B, C, D, E, H, L, or the accumulator (register A)
Device decoding:	A sixteen-bit device code, A0 to A15, that is contained either in register pair H; register pair E; register pair D; or is bytes <B2> and <B3> for the STA, LDA, SHLD, or LHLD instructions. In some instances, it is useful and convenient to reserve the upper 32K memory area for

memory I/O addresses; when A15 on the address bus is at logic 1, memory I/O exists. Bits A0 through A7 can be used to decode a specific I/O device when A15 = 1. The I/O device is made to look like a unique 8-bit memory location and the memory reference instructions are used in their normal manner to read from or write into the specific memory I/O device.

**Terminology:**

The memory I/O processes will be called *read* and *write* rather than input and output. The decoded signal that strobes a memory I/O device will be called an *address select pulse* rather than a device select pulse.

The advantages of memory I/O techniques can be clearly seen from a comparison of Tables 21-1 and 21-2. Data transfer can be between the I/O device and any of the seven general purpose registers within the 8080A chip. If the 16-bit memory address has been previously stored in register pair H, then the data transfer can be quicker if either a MOV r,M or MOV M,r instruction is used. In principle, many more devices can be addressed by memory I/O techniques than by accumulator I/O techniques. Finally, two-byte data transfers in a single instruction are possible using the SHLD and LHLD instructions.

An important point is that memory I/O and accumulator I/O techniques are not fundamentally different from each other. In each case, a control signal indicates whether the operation is one of input or output. Also, in each case the address bus must be decoded to identify a specific I/O device. Finally, in each case the actual data transfer occurs in a machine cycle during the execution of the instruction. For accumulator I/O, this machine cycle generates with the aid of a status latch the control signals  $\overline{IN}$  and  $\overline{OUT}$ ; for memory I/O, the signals  $\overline{MEMR}$  and  $\overline{MEMW}$  are generated instead. You can observe the data transfer over the bidirectional data bus with the aid of a bus monitor [see Experiment No. 1 in Unit Number 17].

We have observed during our work with memory I/O techniques that it is easy to be careless when they are used. Most problems can be attributed to the lack of absolute decoding of the entire 16-bit address bus. When addressing a memory I/O device, it is not sufficient to decode bits A0 to A9, since these same bits are used in any 8080A-based microcomputer system that has at least 1K of addressable memory. Therefore, if you wish to use memory I/O techniques, you should plan to decode some of the highest bits on the address bus, specially bits A13 to A15.

#### GENERATING MEMORY MAPPED I/O ADDRESS SELECT PULSES

To generate a memory I/O address select pulse, you need two types of information from the 8080A microcomputer:

1. A multi-bit identification code, called a *memory address*, of the external I/O device.
2. A single-bit synchronization pulse, either  $\overline{MEMR}$  or  $\overline{MEMW}$ , that synchronizes the decoding of the device code.

The origin of both types of information is in software, *i.e.*, in "memory reference instructions" such as MOV r,M, STAX B, MOV M,r, STAX D, ADD M, MVI M, LDAX D, CMP M, etc. Such instructions cause the 8080A microprocessor chip to place a 16-bit address on the address bus and also to generate either a memory read, MEMR (for memory data that is input to the 8080A chip), or a memory write, MEMW (for memory data that is output from the 8080A chip) control signal.

In other words, as with accumulator I/O, during the generation of a memory I/O address select pulse, both the address bus and the control bus are active. It is your responsibility to properly decode the signals on these two busses to produce unique address select pulses that can be used to transfer data between the external memory I/O device and the internal registers of the 8080A.

Figure 21-1 provides a commonly used decoding technique for memory I/O address select pulses. Note the resemblance between this figure and Figure 17-2 in Unit Number 17. The 74154 decoder is enabled by two signals: the complement of the A-15 address bus bit, and either MEMR or MEMW. The truth tables for the chip enable process are given in Table 21-3. Observe that the 74154 decoder is enabled only when address bus bit A-15 is at logic 1. Data is input only when MEMR is at logic 0 and output only when MEMW is at logic 0. When no memory data is being transferred, both MEMW and MEMR are at logic 1.




Figure 21-1. Decoder circuit for the generation of sixteen different memory mapped I/O address select pulses. The HI address byte is 200 and the LO address byte ranges from 000 to 017, in octal code. This is not an absolute decoder circuit for the 16-bit address bus.

Table 21-3. Truth tables for the decoder circuit shown in Figure 21-1.

A-15	$\overline{\text{MEMR}}$	Decoder behavior	A-15	$\overline{\text{MEMW}}$	Decoder behavior
0	0	disabled	0	0	disabled
0	1	disabled	0	1	disabled
1	0	generate read pulse	1	0	generate write pulse
1	1	disabled	1	1	disabled

In Figure 21-2, ten of the sixteen address bus bits are decoded by a pair of 74154 decoders. For the circuit shown, sixteen memory I/O address select pulses are produced, starting at HI = 300 and LO = 000 and terminating at HI = 300 and LO = 017. The 74154 decoder No. 2 is enabled only when both A-14 and A-15 are at logic 1. Any one of the sixteen output pins on decoder No. 2 can be used to enable the C2 input of decoder No. 1.




Figure 21-2. Decoder circuit that generates sixteen different memory I/O address select pulses starting at memory address HI = 300 and LO = 000. Ten of the sixteen address bus bits are decoded by this circuit, which is not an absolute decoder.

A final decoding technique is similar to that employed in Figure 17-8 in Unit Number 17. The high address bits are input into a 74L30 eight-input NAND gate, which decodes the eight bits into a single unique logic 0 state. For example, if A8 through A15 are input into a 74L30 gate, a logic 0 output will be produced only when A8 = A9 = A10 = A11 = A12 = A13 = A14 = A15 = 1. This output can then be used to enable other decoder chips such as the 74154 or 7442.

#### MEMORY MAPPED I/O: USE OF ADDRESS BIT A-15

The Intel Corporation "8080 Microcomputer Systems User's Manual" provides interesting diagrams that demonstrate how to use address bus bit A-15 to distinguish between memory and a memory I/O device. In accumulator I/O, four control signals are generated either by the 8228 chip [Figure 21-3] or by equivalent circuitry: MEMR, MEMW, IN, and OUT. These signals permit you to distinguish between a memory location and an I/O device. In memory I/O, it can be observed from Figure 21-4 that only MEMR and MEMW are used to address both memory and memory I/O devices. In the figure, address bit A-15 is gated with these two control signals to produce two new control signals, MEMIOR and MEMIOW, that are used only with I/O devices.




Figure 21-3. Control signals used in accumulator I/O. This figure courtesy of Intel Corporation, Santa Clara, California. All rights reserved.




Figure 21-4. Control signals used in one type of memory I/O. This figure courtesy of Intel Corporation, Santa Clara, California. All rights reserved.

The effect of the use of address bit A-15 is to subdivide the 65K of memory into two 32K blocks, one for memory and the other for memory I/O devices. This is shown in Figure 21-5. In contrast, in normal accumulator I/O, only 256 input or 256 output devices can be addressed, but the maximum size of the memory can be as large as 65K.

The accumulator I/O and memory I/O techniques discussed in this and previous units do not exhaust the available possibilities. Rather than use a 74154 decoder, the individual bits in the 8-bit device code could be decoded directly to select six I/O devices each of which requires a 2-bit port select code [Figure 21-6]; this type of accumulator I/O is very useful when you have only a few I/O devices. The same technique can be applied in memory I/O, as shown in Figure 21-7. In the figure, you can select up to thirteen different memory I/O devices each of which requires a 2-bit port select code. Bit A-15, as in Figure 21-4, is used to distinguish between memory and a memory I/O device. Finally, if you wish to

the 32K memory I/O block in Figure 21-5 to a smaller region of memory, you can simultaneously decode several of the higher bits on the address bus. For example, if you use a pair of 7420 4-input NAND gates in Figure 21-4 rather than the 2-input NAND gates shown, you can decode address bits A-13, A-14, and A-15 and restrict the memory I/O memory block to 8K and expand the memory block to 57K.




Figure 21-5. Memory block comparison between accumulator I/O and memory I/O. Courtesy of Intel Corporation, Santa Clara, California. All rights reserved.




Figure 21-6. Example of the use of the 8-bit device code in accumulator I/O to address six devices each of which requires a 2-bit port code. Courtesy of Intel Corporation, Santa Clara, California. All rights reserved.




Figure 21-7. Example of the use of the 16-bit memory address word in memory I/O to address thirteen different memory I/O devices each of which requires a 2-bit port code. Courtesy of the Intel Corporation, Santa Clara, California. All rights reserved.

## MEMORY MAPPED I/O INSTRUCTIONS

There are twenty-two 8080A instructions that permit you to transfer data between the internal registers and external memory devices. These external devices can be either semiconductor memory, *i.e.*, read/write memory, ROMs, EPROMs, etc., or else they can be input-output devices that are addressed *as if they were memory locations*. Implied in any memory-reference instruction is a 16-bit memory address that uniquely identifies a memory byte. This memory address is contained either in register pair H, register pair B, register pair D, or else in bytes <B2> and <B3> of the instruction itself.

In addition to the twenty-two data transfer instructions, there exist eleven other memory reference instructions. One such instruction permits you to move an immediate byte in a program to a memory location. Two other instructions permit you to increment or decrement the contents of a specific memory location. Finally, eight other instructions permit you to perform logical or arithmetic operations between the contents of a memory location and the contents of the accumulator.

All thirty-three memory reference instructions are summarized below. They are sub-divided according to the location of the memory address word.

## ADDRESS OF MEMORY LOCATION M IS CONTAINED IN REGISTER PAIR H

Twenty-five of the thirty-three 8080A memory reference instructions are contained in this group. All require the address of the memory location to be stored in register pair H before the memory reference instruction is executed.

MOV B,M	106	Move contents of memory location M to register B
MOV C,M	116	Move contents of memory location M to register C
MOV D,M	126	Move contents of memory location M to register D
MOV E,M	136	Move contents of memory location M to register E
MOV H,M	146	Move contents of memory location M to register H
MOV L,M	156	Move contents of memory location M to register L
MOV A,M	176	Move contents of memory location M to register A
MOV M,B	160	Move contents of register B to memory location M
MOV M,C	161	Move contents of register C to memory location M
MOV M,D	162	Move contents of register D to memory location M
MOV M,E	163	Move contents of register E to memory location M
MOV M,H	164	Move contents of register H to memory location M
MOV M,L	165	Move contents of register L to memory location M
MOV M,A	167	Move contents of register A to memory location M
MVI M <B2>	066 <B2>	Move immediate byte <B2> to memory location M

INR M	064	Increment contents of memory location M
DCR M	065	Decrement contents of memory location M
ADD M	206	Add contents of memory location M to contents of accumulator and store result in accumulator
ADC M	216	Add with carry contents of memory location M to contents of accumulator and store result in accumulator
SUB M	226	Subtract contents of memory location M from contents of accumulator and store result in accumulator
SBB M	236	Subtract with borrow contents of memory location M from contents of accumulator and store result in accumulator
ANA M	246	AND contents of memory location M with contents of accumulator and store result in accumulator
XRA M	256	Exclusive-OR contents of memory location M with contents of accumulator and store result in accumulator
ORA M	266	OR contents of memory location M with contents of accumulator and store result in accumulator
CMP M	276	Compare contents of memory location M with contents of accumulator. Leave accumulator unchanged and alter the flag bits to correspond to the results of the compare operation.

#### ADDRESS OF MEMORY LOCATION M IS CONTAINED IN REGISTER PAIR B

Only two of the thirty-three memory reference instructions are contained in this group, STAX B and LDAX B.

STAX B	002	Store contents of accumulator at memory location M given by the contents of register pair B
LDAX B	012	Load the accumulator with the contents of memory location M given by the contents of register pair B

#### ADDRESS OF MEMORY LOCATION M IS CONTAINED IN REGISTER PAIR D

Only two of the thirty-three memory reference instructions are contained in this group, STAX D and LDAX D.

STAX D	022	Store contents of accumulator at memory location M given by the contents of register pair D
LDAX D	032	Load the accumulator with the contents of memory location M given by the contents of register pair D



## ADDRESS OF MEMORY LOCATION M IS CONTAINED IN SECOND AND THIRD INSTRUCTION BYTES

STA	062	Store contents of accumulator at memory location M defined by instruction bytes <B2> and <B3>
<B2>	<B2>	
<B3>	<B3>	
LDA	072	Load the accumulator with the contents of memory location M defined by instruction bytes <B2> and <B3>
<B2>	<B2>	
<B3>	<B3>	
SHLD	042	Store contents of register L into memory location M defined by instruction bytes <B2> and <B3>; store contents of register H into succeeding memory location, M+1. [NOTE: This is a two-byte data transfer in a single instruction].
<B2>	<B2>	
<B3>	<B3>	
LHLD	052	Load register L with the contents of memory location M defined by instruction bytes <B2> and <B3>; load register H with the contents of the succeeding memory location, M+1. [NOTE: This is a two-byte data transfer in a single instruction].
<B2>	<B2>	
<B3>	<B3>	

The SHLD and LHLD instructions differ from the remaining thirty-one memory reference instructions in the fact that two data bytes are transferred.

## THE MEMORY READ AND MEMORY WRITE MACHINE CYCLES

As with the IN and OUT instructions, the 8080A microprocessor has a machine cycle during which data transfer occurs between the memory location and the internal registers. The machine cycle is called either a MEMORY READ or a MEMORY WRITE cycle, during which the following occurs:

- o Either a MEMR or a MEMW pulse is generated on the control bus.
- o A unique 16-bit memory address appears on the address bus.
- o The external bidirectional data bus and the internal data bus within the microprocessor chip are opened to permit direct data communication between one of the internal general purpose registers and the I/O device, whether input or output.

The SHLD instruction differs from the others in the fact that two successive MEMORY WRITE machine cycles are executed by the 8080A. With the LHLD instruction, two successive MEMORY READ machine cycles are executed. In all other cases, only one machine cycle, either a MEMORY READ or a MEMORY WRITE, is executed.

## FIRST PROGRAM

Consider the following program:

LO memory address	Instruction byte	Mnemonic	Description
000	062	START, STA	Write contents of accumulator into the memory output device that has the following memory address
001	000	000	LO address byte of output device
002	200	200	HI address byte of output device
003	074	INR A	Increment accumulator
004	303	JMP	Unconditional jump to memory location START
005	000	START	LO address byte of START
006	003	-	HI address byte of START

In this program, we have made the assumption that there exists no memory at location HI = 200 and LO = 000. For most 8080A-based microcomputers, this is an excellent assumption.

If you would execute this program in the single-step mode, you would observe the following bytes, in succession, on the bidirectional data bus:

Data bus byte	Comments
062	FETCH machine cycle for STA instruction code
000	FETCH machine cycle for byte <B2> of STA instruction
200	FETCH machine cycle for byte <B3> of STA instruction
<i>accumulator contents</i>	MEMORY WRITE machine cycle, during which the accumulator contents are made available on the bidirectional data bus, the memory address <B2> and <B3> appears on the address bus, and a MEMW control pulse is generated.
074	FETCH machine cycle for INR A instruction code
303	FETCH machine cycle for JMP instruction code
000	FETCH machine cycle for LO address byte of START
003	FETCH machine cycle for HI address byte of START

You observe such information on the data bus because (a) all instruction bytes move over the data bus from read/write memory or EPROM to the instruction register within the 8080A chip, and (b) the contents of the accumulator is output to the data bus during the fourth machine cycle of the STA instruction.

The program increments the contents of the accumulator during each loop. Also, it outputs the accumulator contents to the memory I/O device, HI = 200 and LO = 000. The decoder circuit shown in Figure 21-1 would be used.

#### SOME INPUT/OUTPUT CIRCUITS

Input-output circuits that employ memory I/O addressing are identical to those shown for accumulator I/O in Unit Number 20. The only difference is the type of select pulse used. We provide several examples here to demonstrate the similarity, and then refer the reader to the preceding Unit.

A memory output circuit that is based upon the 74198 8-bit shift register is shown in Figure 21-3. The address select pulse is a MEMW pulse coded for memory address HI = 200 and LO = 000, as would be generated by the circuit of Figure 21-1. A related circuit is based upon a pair of 7475 D-type latches, and is shown in Figure 21-4. This time, however, the memory address of the output latch is HI = 200 and LO = 001. Seven-segment displays are used for two different purposes in these two output circuits. For the 74198 shift register, we assume that the output is a pair of packed BCD digits, whereas for the 7475 chips, we assume that the output is in 8-bit binary, which we decode as three octal digits.




Figure 21-3. Microcomputer output circuit based upon the use of the memory I/O technique applied to a 74198 8-bit shift register chip. The memory address of this output port is HI = 200 and LO = 000, i.e., address bit A-15 is used to identify this chip as a memory I/O port.




Figure 21-4. Microcomputer output circuit based upon the memory I/O technique applied to a pair of 7475 D-type latches. The memory address of this output port is HI = 200 and LO = 001.

The third and final circuit is a microcomputer input circuit based upon the 8212 8-bit latch/buffer chip. The address select pulse is generated from the  $\overline{\text{MEMR}}$  control signal and the 16-bit address bus, and has a memory address of HI = 200 and LO = 002. Otherwise, the circuit is identical to that shown in Figure 20-18.

The resemblance between these figures and the corresponding ones for accumulator I/O in Unit Number 20 should be clear. In fact, Figures 20-18 and 21-5 are identical except for the identification of the select pulse. We refer the reader to Figures 20-6 through 20-17 for other useful microcomputer input/output circuits that can be adapted to memory I/O.




Figure 21-5. Microcomputer input circuit based upon the memory I/O technique applied to an 8212 8-bit latch/buffer chip. The memory address of this input port is HI = 200 and LO = 002.

#### SECOND PROGRAM

A program that is, during execution, identical to the First Program is as follows:

LO memory address	Instruction byte	Mnemonic	Description
000	041	START, LXI H	Load register pair H with the following two bytes
001	000	000	L register byte, the LO address byte of memory location M
002	200	200	H register byte, the HI address byte of memory location M
003	167	LOOP, MOV M,A	Write accumulator contents into memory location M
004	074	INR A	Increment accumulator
005	303	JMP	Unconditional jump to memory location LOOP
006	003	LOOP	LO address byte of LOOP
007	003	-	HI address byte of LOOP

## THIRD PROGRAM

A third way to accomplish the desired result of the first and second programs is through the use of a STAX instruction:

LO memory address	Instruction byte	Mnemonic	Comments
000	001	START, LXI B	Load register pair B with the following two bytes
001	000	000	C register byte, the LO address byte of memory location M
002	200	200	B register byte, the HI address byte of memory location M
003	002	LOOP, STAX B	Write the contents of the accumulator into memory location M identified by the contents of register pair B
004	074	INR A	Increment accumulator
005	303	JMP	Unconditional jump to memory location LOOP
006	003	LOOP	LO address byte of LOOP
007	003	-	HI address byte of LOOP

Note that this time the identification of the output memory location M is contained within register pair B. Otherwise, the program execution is identical to that for the first and second programs.

## FOURTH PROGRAM

The D register pair can also be used to identify the memory location M. Thus:

LO memory address	Instruction byte	Mnemonic	Description
000	021	LXI D	Load register pair D with the following two bytes
001	000	000	E register byte, the LO address byte of memory location M

21-16

002	200	200	D register byte, the HI address byte of memory location M
003	022	LOOP, STAX D	Write the contents of the accumulator into memory location M identified by the contents of register pair D
004	074	INR A	Increment accumulator
005	303	JMP	Unconditional jump to memory location LOOP
006	003	LOOP	LO address byte of LOOP
007	003	-	HI address byte of LOOP

This program is essentially the same as the Third Program. It should be observed that STAX H is the equivalent to MOV M,A.

#### FIFTH PROGRAM

Memory I/O input programs are as simple as the output programs described above. Consider a system in which both the input and output ports have the same memory address, namely, HI = 200 and LO = 000. The following program will permit you to monitor the input data:

LO memory address	Instruction byte	Mnemonic	Description
000	001	LXI B	Load register pair B with the following two bytes
001	000	000	C register byte, the LO address byte of memory location M
002	200	200	B register byte, the HI address byte of memory location M
003	012	LOOP, LDAX B	Load the accumulator from the input port M identified by the contents of register pair B
004	002	STAX B	Write the contents of the accumulator into output port M identified by the contents of register pair B
005	303	JMP	Unconditional jump to memory location LOOP
006	003	LOOP	LO address byte of LOOP
007	003	-	HI address byte of LOOP

If the memory address M is contained in register pair D rather than register pair B, you would substitute LDAX D and STAX D for the instruction bytes at LO = 003 and LO = 004.

## SIXTH PROGRAM

A program that, when executed, provides the identical result observed in the Fifth Program is as follows:

LO memory address	Instruction byte	Mnemonic	Description
000	041	LXI H	Load register pair H with the following two bytes
001	000	000	L register byte, the LO address byte of memory location M
002	200	200	H register byte, the HI address byte of memory location M
003	176	LOOP, MOV A,M	Load the accumulator with the contents of input port M
004	167	MOV M,A	Write the accumulator contents into output port M
005	303	JMP	Unconditional jump to memory location LOOP
006	003	LOOP	LO address byte of LOOP
007	003	-	HI address byte of LOOP

As with the Fifth Program, the input and output ports have the same memory location, HI = 200 and LO = 000. What distinguishes data transfer between the two ports, which are shown in Figure 21-6, is the way in which the internal data bus within the 8080A operates and also the existence of the different control signals, MEMR and MEMW. We present Figure 21-6 as a circuit that has educational value but not as one that you would wire in a microcomputer interface system. Why not? The answer is that you need not wire an 8212 input port in order to monitor the output from the 8212 output port in Figure 21-6. We recommend that you store the output contents in an internal register or a read/write memory location before or after you output the 8-bit word to the 8212 output port.

Remember: your objective in most cases is to substitute software for hardware. Use your read/write memory for the storage of control words and other types of temporary information. Do not add additional integrated circuit chips to your interface circuit unless they are absolutely necessary.





001	001	001	L register byte, the LO address byte of memory location M
002	200	200	H register byte, the HI address byte of memory location M
003	136	MOV E,M	Load register E with the contents of input port M
004	163	MOV M,E	Write the contents of register E into output port M
005	303	JMP	Unconditional jump to memory location LOOP
006	003	LOOP	LO address byte of LOOP
007	003	-	HI address byte of LOOP

Memory I/O input data can be exchanged with registers B, C, D, or E. We would recommend that register pair H not be used for such a purpose unless the SHLD and LHLD instructions are used.

## EIGHTH PROGRAM

Consider the following program:

LO memory address	Instruction byte	Mnemonic	Description
000	041	LXI H	Load register pair H with the following two bytes
001	000	000	L register byte, the LO address byte of memory location M
002	200	200	H register byte, the HI address byte of memory locations M through M+3
003	106	MOV B,M	Load register B with contents of input port M
004	054	INR L	Increment register L
005	116	MOV C,M	Load register C with contents of input port M+1
006	054	INR L	Increment register L
007	126	MOV D,M	Load register D with contents of input port M+2
010	054	INR L	Increment register L
011	136	MOV E,M	Load register E with contents of input port M+3

21-20

This program illustrates two of the important advantages of memory I/O techniques:

1. The ease with which the I/O device code can be changed.
2. The speed with which four bytes of data can be input into an 8080A chip.

These advantages must be weighed against two possible disadvantages of memory I/O techniques:

1. The additional circuitry required for absolute address decoding.
2. The loss of memory area when it is subdivided into memory and memory I/O blocks.

Disadvantage number 2 is unimportant for small microcomputer systems. With large systems that require considerable amounts of memory, there is considerable incentive to add decoders so that only a very small section of memory is absolutely decoded into memory I/O address codes.

## INTRODUCTION TO THE EXPERIMENTS

The following simple experiments illustrate memory mapped I/O techniques. More extensive memory mapped I/O experiments are provided in Unit Number 22.

Experiment No.	Comments
1	A simple memory mapped input-output circuit consisting of a pair of 7475 latches and a pair of 8095 (74365) three-state buffers. Address select pulses are generated with the aid of a 74L20 4-input NAND gate chip.
2	Memory mapped I/O to and from the accumulator. Demonstrates the use of different instructions that can transfer data between a memory mapped I/O port and the accumulator, e.g., STA, LDAX B, STAX B, MOV A,M, and MOV M,A.
3	Use of the INR M, DCR M, and MVI M instructions. Demonstrates how a memory mapped I/O port can be incremented or decremented.
4	Use of the ANA M instruction. Demonstrates how a memory mapped input port can logically operate directly upon the contents of the accumulator.

*The memory mapped I/O ports that you wire in Experiment No. 1 will be used in all of the experiments in this unit.*

21-22


# EXPERIMENT NO. 1

## SIMPLE MEMORY MAPPED INPUT-OUTPUT PORTS


### PURPOSE


The purpose of this experiment is to test the behavior of a simple memory mapped input-output circuit based upon the 8095 three-state buffer and the 7475 latch.

### PIN CONFIGURATIONS OF INTEGRATED CIRCUIT CHIPS



### SCHEMATIC DIAGRAMS OF CIRCUITS






## PROGRAM

LO memory address	Instruction byte	Mnemonic	Description
000	041	LXI H	Load register pair H with the following two bytes
001	003	003	L register byte
002	200	200	H register byte
003	106	START, MOV B,M	Read into register B the contents of memory input port 200 003
004	043	INX H	Increment register pair H
005	160	MOV M,B	Write register B contents into memory output port 200 004
006	053	DCX H	Decrement register pair H
007	303	JMP	Jump to START and do it again
010	003	START	LO address byte of START
011	003	-	HI address byte of START

21-24

### STEP 1

Wire the circuits shown. To generate the two memory address select pulses required, use either a decoder or use the 74L20 4-input NAND gate circuits shown below, which do not absolutely decode the 16-bit address bus and thus are only demonstration circuits. Don't forget the +5 Volt (pin 14) and GND (pin 7) power inputs to the 74L20 chip.



If you plan to acquire address bit A15 directly from the 8080A chip, we recommend that you use a 74L20 chip rather than a 7420 in order to minimize fan-in. The control signals MEMR and MEMW must be inverted before being input into the 74L20. The write pulse, 200 004, must be inverted prior to being input into the pair of 7475 latches.

### STEP 2

Load the program into memory. Execute the program. Change the logic switch settings and observe the output at output port 200 004. What happens.

We observed a one-to-one correspondence between the logic switch input to the 8095 chips and the lamp monitor output from the 7475 latches.

When the data is input into the microcomputer, where is it temporarily stored?

In register B.

### STEP 3

What changes to the program are necessary if you desire to input and output data to and from register E?

All that is necessary is a change in the instruction bytes at LO memory address 003 and 005:

003	136	MOV E,M	Input into register E the contents of memory input port 200 003
005	163	MOV M,E	Output register E contents to memory output port 200 004

Make these changes and demonstrate the operation of the new program.

#### STEP 4

What would happen if you changed the instruction byte at LO memory address 005 to

005	160	MOV M,B	Output register B contents to memory output port 200 004
-----	-----	---------	--

but left the instruction byte at LO memory address 003 unchanged? Would program execution change?

Yes. No longer would it be possible to input the logic switch data and then output them to the memory output port. The problem is that such data is input to register E where nothing further happens. Data output is from register B, which is not changed by the modified program. We observed an output of 000 when we tried this experiment.

#### STEP 5

Make the following program changes:

003	116	START, MOV C,M	Read into register C the contents of memory input port 200 003
004	043	INX H	Increment register pair H
005	121	MOV D,C	Move contents of register C to register D
006	162	MOV M,D	Write register D contents into memory output port 200 004
007	053	DCX H	Decrement register pair H
010	303	JMP	Jump to START and do it again
011	003	START	LO address byte of START
012	003	-	HI address byte of START



21-26

Execute the program. What do you observe on the output port when you change the logic switch settings.

We observed a correspondence between the logic state of the output port and the logic switch setting.

#### STEP 6

Now change the instruction byte at LO memory address 005 to a NOP instruction:

005	000	NOP	No operation
-----	-----	-----	--------------

Execute the program once again. What happens? Why?

There no longer is a correspondence between the data at the memory input and output ports. The reason is that we have eliminated the MOV instruction that transfers the data byte from register C to register D, from which it is output.

#### STEP 7

What registers may be used when the memory mapped I/O technique is used? Which registers are involved with accumulator I/O?

Memory mapped I/O may use any of the general purpose registers, including A, B, C, D, E, H, or L, as the source or destination of data. Accumulator I/O is restricted to register A as the source or destination of data.

*Save the 7475 and 8095 I/O port circuits and continue to the following experiment.*

## EXPERIMENT NO. 2

## MEMORY MAPPED I/O TO AND FROM THE ACCUMULATOR

## PURPOSE

The purpose of this experiment is to test various memory reference instructions that transfer data between input-output ports and the accumulator.

## SCHEMATIC DIAGRAM OF CIRCUIT

Use the memory input and output ports described in Experiment No. 1.

## PROGRAM NO. 1

LO memory address	Instruction byte	Mnemonic	Description
000	072	LOOP, LDA	Load the accumulator from the input port identified by the following memory address
001	003	003	LO address byte of input port
002	200	200	HI address byte of input port
003	062	STA	Store accumulator contents in the output port identified by the following memory address
004	004	004	LO address byte of output port
005	200	200	HI address byte of output port
006	303	JMP	Jump back to LOOP
007	000	LOOP	LO address byte of LOOP
010	003	-	HI address byte of LOOP

## PROGRAM NO. 2

000	001	LXI B	Load register pair B with the following into two bytes
001	003	003	LO address byte of input port
002	200	200	HI address byte of input port
003	012	LOOP, LDAX B	Load accumulator from input port identified by the contents of register pair B
004	003	INX B	Increment register pair B

21-28

005	002	STAX B	Store accumulator contents in the output port identified by the current contents of register pair B
006	013	DCX B	Decrement register pair B
007	303	JMP	Jump back to LOOP
010	003	LOOP	LO address byte of LOOP
011	003	-	HI address byte of LOOP

#### PROGRAM NO. 3

000	041	LXI H	Load register pair H with the following two bytes
001	003	003	LO address byte of input port
002	200	200	HI address byte of input port
003	176	LOOP, MOV A,M	Load accumulator from input port identified by the contents of register pair B
004	043	INX H	Increment register pair H
005	167	MOV M,A	Move accumulator contents to the output port identified by the current contents of register pair H
006	053	DCX H	Decrement register pair H
007	303	JMP	Jump back to LOOP
010	003	LOOP	LO address byte of LOOP
011	003	-	HI address byte of LOOP

#### STEP 1

In this experiment, you are provided with three different types of memory reference instructions that can be used to transfer data between the accumulator and external input-output devices. Even though the data transfer instructions have different mnemonics, Program Nos. 2 and 3 are similar.

We assume that you have already wired the circuit described in Experiment No. 1. Memory address pulses can be generated using the simple 74L20 gate circuits provided in Step 1 of this experiment. Keep in mind, however, that the pair of 7475 latches require a positive select pulse; thus, the output from the 74L20 chip must be inverted.

#### STEP 2

Load and execute Program No. 1. Change the logic switch settings at the 8095

(74365) input port. What do you observe on the LED lamp monitors connected to the two 7475 latches that comprise the memory output port?

You should observe a one-to-one correspondence between memory input and memory output data. The response should be "instantaneous."

### STEP 3

By changing the address bytes at LO memory addresses 004 and 005, would it be possible for you to output the memory input data to one of the three lamp monitor output ports on the MMD-1 microcomputer? Please explain your answer.

It would not be possible to convert any of the output ports on the MMD-1 microcomputer to memory output ports simply by modifying a pair of memory address bytes in Program No. 1. The three output ports on the MMD-1 are hard-wired as accumulator output ports. If you wish to convert them to memory output ports, you would need to make a number of wiring changes on the printed circuit boards. In addition, you would have to make a number of changes to the KEX monitor program. We do not suggest that you do this.

The point we wish to make here is that both hardware and software are required to determine the nature of an input-output port, i.e., whether it is a memory I/O port or an accumulator I/O port.

### STEP 4

Load and execute Program No. 2. Change the logic switch settings to the memory input port and note the correspondence between such settings and the output from the pair of 7475 latches.

Why are the INX B and DCX B instructions needed in this program?

The memory input port has an address of 200 003, whereas the output port has an address of 200 004. We use the INX B and DCX B instructions to change the address existing in register pair B prior to the LDAX B or STAX B instruction. In this way, we are able to address both ports. Memory I/O allows us to use instructions which can modify a memory address. This is difficult to implement with accumulator I/O.

### STEP 5

Load and execute Program No. 3. Again change the logic switch settings to the

21-30

memory input port and note the correspondence between such settings and the output appearing on the eight lamp monitors.

What differences do you observe in the execution of this program when compared to the execution of Program Nos. 1 and 2?

You should observe no differences.

#### STEP 6

Comment on the differences and similarities of the LDAX B and MOV A,M instructions.

Both instructions are similar in that the memory address is contained in a register pair and that it is this address that specifies the memory address of the memory input port. The only difference between the two instructions is the identity of the register pair. For LDAX B, register pair B contains the address, whereas for MOV A,M, register pair H contains the address.

#### STEP 7

Comment on the differences and similarities of the STAX B and MOV M,A instructions.

Both instructions are similar in that the memory address is contained in a register pair and that it is this address that specifies the memory address of the memory output port. The only difference between the two instructions is the identity of the register pair. For STAX B, register pair B contains the address, whereas for MOV M,A, register pair H contains the address.

#### STEP 8

Why might you prefer the use of a STA or LDA instruction in preference to a STAX, LDAX, MOV A,M, or MOV M,A instruction?

*Save your 7475 output and 8095 (74385) input circuits for the next two experiments.*

By specifying a memory address as a pair of immediate address bytes, you eliminate the need to use a register pair. There exist only three register pairs in the 8080A chip, so use them wisely.

## EXPERIMENT NO. 3

## USE OF THE INR M, DCR M, AND MVI M INSTRUCTIONS

## PURPOSE

The purpose of this experiment is to test the behavior of the INR M, DCR M, and MVI M instructions on a typical memory output port.

## SCHEMATIC DIAGRAM OF CIRCUIT

Use the output port described in Experiment No. 1.

## PROGRAM NO. 1

LO memory address	Instruction byte	Mnemonic	Description
000	041	LXI H	Load register pair H with the following two bytes
001	004	004	LO address byte of output port
002	200	200	HI address byte of output port
003	066	MVI M	Move following byte to output port identified by contents of register pair H
004	111	111	Immediate data byte to be output
005	166	HLT	Halt

## PROGRAM NO. 2

000	041	LXI H	Load register pair H with the following two bytes
001	004	004	LO address byte of output port
002	200	200	HI address byte of output port
003	066	MVI M	Move following byte to output port identified by contents of register pair H
004	111	111	Immediate data byte to be output
005	064	INR M	Increment output port
006	166	HLT	Halt

21-32

#### STEP 1

Wire the memory output port consisting of two 7475 latches, as described in Experiment No. 1.

#### STEP 2

Load and execute Program No. 1. What do you observe on the output port lamp monitors?

You should observe the output octal byte, 111.

#### STEP 3

Change the value of the data byte at LO = 004 and execute the program once again. For example, try the data byte 333. What do you observe on the output port now?

You should observe an output byte of 333.

If you would repeat this process with other data bytes, you should conclude that there is a one-to-one correspondence between the immediate data byte at LO = 004 and the output data on the output port once the program has been executed. When a MVI M, MOV r,M or MOV M,r instruction is used, the address of the memory location must be stored in registers H and L. They are loaded at the start of the program with an LXI H instruction.

#### STEP 4

Load and execute Program No. 2. What do you observe on the output port? What did you expect to observe, the byte at LO = 004?

We observe an output byte of 000. You probably should observe the same thing. We initially expected to observe the output byte, 112. The reasons why we did not observe such a result, are discussed in the next Step.

#### STEP 5

What operations must the microprocessor execute in order to successfully perform an INR M instruction?

First, the current contents of memory location M must be input into the 8080A. Next, they must be incremented by one. Finally, the incremented value must be output back to memory location M. In other words, with a typical read/write memory location, the INR M performs both a read and a write.

#### STEP 6

In memory mapped I/O, in order for you to successfully execute an INR M instruction, what conditions must exist at the I/O port?

The port must be similar to that shown in Figure 21-6, i.e., you must be able to read from and write into the port. Such a condition exists naturally in read/write memory, but may not exist in memory mapped I/O interface circuits.


#### STEP 7

Why did we observe 000 as an output byte in Step 4 of this experiment?

We attempted to read from a non-existent memory location, 200 004, and input the "default" data byte 377 (due to the data bus floating to all logic 1s), which was incremented and written into the memory output port as 000. The INR M and DCR M instructions are unusual in that both a read and write operation occur on a data byte.

#### STEP 8

If the 8095 (74365) three-state input port is still connected, change the address decoding to the following:



Now the input port and output port have the same address. Change the instruction bytes at L0 = 003 and L0 = 004 in Program No. 2 to NOP, 000. Set a value on the logic switches and execute Program No. 2. What output appears on the lamp monitors?

The lamp monitor output should be your 8-bit binary setting incremented by 1.



EXPERIMENT NO. 4  
USE OF THE ANA M INSTRUCTION

PURPOSE

The purpose of this experiment is to demonstrate the execution of an AND operation between a memory input port and the accumulator.

SCHEMATIC DIAGRAM OF CIRCUIT

Use the input port described in Experiment No. 1 *rewired for address 200 003*.

PROGRAM

LO memory address	Instruction byte	Mnemonic	Description
000	041	LXI H	Load register pair H with the following two bytes
001	003	003	LO address byte of input port
002	200	200	HI address byte of input port
003	076	TEST, MVI A	Move immediate byte into accumulator
004	001	001	Mask byte
005	246	ANA M	AND contents of memory input port with contents of accumulator
006	312	JZ	If result is zero, jump back to TEST. Otherwise, continue to next instruction.
007	003	TEST	LO address byte of TEST
010	003	-	HI address byte of TEST
011	323	OUT	Flag bit is logic 1. Output it to following output port.
012	000	000	Output port 000
013	166	HLT	Halt

STEP 1

Wire the memory input circuit shown in Experiment No. 1 if it is not already wired on your breadboard.

## STEP 2

Load and execute Program No. 1 with logic switch A at logic 0. Now set the logic switch to logic 1. What happens at output port 000?

Bit D0 becomes lit.

## STEP 3

Change the mask byte at LO = 004 to one of the following: 200, 100, 040, 020, 010, 004, or 002. Set all eight logic switches to logic 0. Execute the program once again and test each logic switch until you detect the one that is not masked. How do you know when you have found the right one?

The bit corresponding to the non-masked bit becomes lit at output port 000.

## STEP 4

You can also test the other memory reference instructions, including

206	ADD M
216	ADC M
226	SUB M
236	SBB M
256	XRA M
266	ORA M
276	CMP M

The CMP M instruction does not affect any data or the contents of the accumulator register. It only sets and clears flags.

## STEP 5

Why would it be useful to be able to perform an arithmetic or logical operation between a memory mapped input port and the contents of the accumulator?

21-36

It might be useful if you wish to externally set a mask byte for an ANA M operation using a set of eight logic switches.

## REVIEW

The following questions will help you review memory mapped I/O techniques.

1. What is meant by the term, "memory mapped input/output"?
2. List several differences between accumulator I/O and memory mapped I/O? For example, what control signals are used, what instructions are used, and what registers are used in the two I/O techniques?
3. What is meant by the "absolute" decoding of the address bus in memory mapped I/O?
4. Why is absolute decoding of the address bus in memory mapped I/O important?
5. In this and preceding units, we have used the terms "device select pulse" and "address select pulse." What is the difference between these two terms?
6. We have heard it stated that the reason one uses memory mapped I/O techniques is to be able to transfer data between more devices than with accumulator I/O? Do you agree? If so, why? If not, why not?

## ANSWERS

1. Memory mapped input/output is a term associated with 6800, 8080A, and other 8-bit microcomputer systems. The I/O instructions are memory reference instructions and the data transfer occurs, in the case of the 8080A chip, between the I/O device and any of the general purpose registers within the 8080A chip.

2. In accumulator I/O, the control signals are  $\overline{IN}$  and  $\overline{OUT}$ , whereas in memory mapped I/O, the control signals are MEMR and MEMW. Accumulator I/O employs only two 8080A instructions, IN and OUT. Memory mapped I/O employs any memory reference instruction, e.g., MOV r,M, MOV M,r, MVI M, STAX rp, LDAX rp, ANA M, ORA M, ADD M, and others. In accumulator I/O, data transfer occurs between the I/O device and the accumulator register. In memory mapped I/O, data transfer occurs between the I/O device and any of the general purpose registers, such as B, C, D, E, H, L, or the accumulator.

3. All sixteen bits of the address bus are decoded using a suitable decoder network so that each memory mapped I/O device is uniquely identified and cannot be confused with a memory location in read/write memory or EPROM or accidentally addressed when program execution goes awry.

4. To prevent the accidental addressing of a memory mapped I/O device when program execution goes awry. To clearly distinguish between a memory location and a memory mapped I/O device.

5. A device select pulse is generated when you apply the 8-bit device code from the address bus and either IN or OUT, which are control signals, to a suitable decoder circuit. An address select pulse is generated when you apply the 16-bit address bus and either MEMR or MEMW, which are memory reference control signals, to a suitable decoder circuit.

6. No, we do not agree. In most cases, 256 different input and 256 different output devices or device select pulses are more than adequate for a microcomputer system that includes an 8080A chip. A better reason for using memory mapped I/O techniques is to permit direct data transfer between the I/O device and all of the general purpose registers within the 8080A chip. In addition, the contents of a memory mapped input port, can be added to, subtracted from, compared with, or logically operated on the contents of the accumulator.

## UNIT NUMBER 22

## MICROCOMPUTER INPUT/OUTPUT: SOME EXAMPLES

## INTRODUCTION

One of the most important uses for microcomputers in the laboratory is as a data logger. This Unit explores the principles of data logging and provides a number of experimental examples of data logging circuits.

## OBJECTIVES

At the completion of this unit, you will be able to do the following:

- o Define data logging and discuss the most important considerations in the development of a data logging system.
- o Describe various methods of generating time delays.
- o Wire a simple data logging circuit.
- o Interface an AD7522 digital-to-analog converter.

## DATA LOGGING WITH AN 8080 MICROCOMPUTER

A *data logger* can be defined as,

*data logger*                      An instrument that automatically scans data produced by another instrument or process and records readings of the data for future use.

It should be clear that a microcomputer can be a data logger. Data from an instrument can be input into the accumulator and then stored in memory. At a later time, this stored information can be read out in a variety of ways. Data logging will become a common application for microcomputers.

Perhaps the most important questions that you should ask when you plan to log data from an instrument are the following: (1) How many data points do you wish to log? (2) How much time will it take to log all of these points? (3) How much digital information is contained in a single data point? (4) What do you wish to do with the logged data once it has been acquired? (5) Do you need short term or long term data storage? We shall now discuss these questions.

## HOW MANY DATA POINTS?

The number of data points that you wish to log and the time that you will need to store them will dictate the type of storage device required. If you need to data log one million four-BCD-digit data points, you will need a memory capacity of sixteen million bits and will therefore require some form of magnetic tape or magnetic disk. On the other hand, if you need to log one hundred data points, each containing only four BCD digits, and store the data for up to several hours, only 1600 bits of memory are required. A simple read/write memory board would do quite nicely for such an application. If you need to store more than thousand bits of data, we would recommend the use of magnetic tape of some type, such as cassette tape, or a floppy disk.

## SHORT TERM OR LONG TERM STORAGE?

Read/write memory is not, in general, suitable for the long term storage of data. For one reason, read/write memory is volatile; if a power failure occurs, all of the data will be lost. Core memory is not volatile, but on the other hand it is relatively expensive and generally not suited for long term storage of data unless the amount of data stored is limited. The best data storage devices, as indicated above, include cassette tape and floppy disks. A high-quality tape cassette can store as much as 500,000 bits of information on a single cassette that costs no more than \$10. Hardware costs for floppy disks are decreasing every year. The development of highly sophisticated LSI interface chips for floppy disks should reduce costs still further. Such chips will soon be available from Intel, Texas Instruments Incorporated, and Motorola.

An inexpensive and long-term storage technique is the use of perforated paper tape. We should point out, however, that it takes considerable time to punch such tape as well as to read it back into a computer. At a teletype speed of 10 ASCII characters per second, almost seven minutes are required to read or punch 4096 bytes of program or data.

#### HOW MUCH INFORMATION IN A SINGLE DATA POINT?

A typical data point is usually a three- or four-BCD digit number that also contains both a decimal point, or range, as well as a sign. Usually, the decimal point or range is fixed and the sign is positive, but such is not always the case. New digital devices are increasingly incorporating an *autoranging* capability, which means that the digital instrument decides where to place the decimal point.

Plan on a data point that contains at least sixteen bits of digital information. To obtain the total memory capacity required, multiply sixteen by the number of data points. Thus, for one hundred data points, 1600 bits of read/write memory would be required. Frequency meters typically have many more bits per data point. For example, a seven-digit frequency meter has at least 28 bits per data point.

#### WHAT WILL YOU DO WITH THE LOGGED DATA?

Some logged data is only "raw" data that must be manipulated and interpreted in order to produce a useful final result. One example would be the conversion of a digital voltage to force. In such cases, the logged data will require mathematical computations that should be performed soon after the data is acquired. With data that requires additional mathematical treatment, we recommend that you keep the data in digital electronic form until it can be treated. Read/write memory, magnetic tape, and magnetic disk are all suitable for such a purpose. The printing of data is a form of long-term data storage. It certainly is the least expensive type of long term storage around, but you pay a penalty in that you must consume time to convert it back to digital electronic signals.

#### HOW MANY DATA POINTS PER SECOND?

This is a fundamental question for all data logging operations. The data can, for example, (a) appear quite slowly and take considerable periods of time, such as a day, for its acquisition, or (b) appear extremely rapidly, and take only milliseconds for the acquisition of hundreds of data points. Both extremes in data acquisition rates point to the need for automated data acquisition techniques, such as the use of a microcomputer-based data logger. As the microcomputer decreases in price, more laboratory instruments will automatically log data via built-in microcomputers. Chart recorders will still be used, but they may not need to be of the quality previously required. A major use for chart recorders in the future will be to allow the eye to visually "integrate" a block of data to detect for curvature, linearity, etc.

#### FIRST PROGRAM: LOGGING 64 EIGHT-BIT DATA POINTS

As a demonstration of the concept of data logging, we would like to provide a program that enables you to log 64 eight-bit data points as fast as the microcomputer can input and store them. As an example of an "instrument," assume that you are logging the data from the pair of 7490 counters shown in Figure 22-1. The question that we wish to answer is, what is the minimum amount of time required to log 64 eight-bit data points from the pair of counters?

The program, which is an example of the use of accumulator I/O techniques, is as follows:



22-4

LO memory address	Instruction byte	Mnemonic	Clock cycles	Description
000	041	LXI H	10	Load register pair H with the following two bytes
001	100	100	-	L register byte, the LO address byte of memory location M
002	003	003	-	H register byte, the HI address byte of memory location M
003	006	MVI B	7	Move the following byte to register B
004	100	100	-	Number of points that will be logged by the microcomputer, i.e., sixty-four points
005	333	LOOP, IN	10	Input data from pair of 7490 decade counter chips
006	003	003	-	Device code for input buffer in Figure 22-1
007	167	MOV M,A	7	Move contents of accumulator to memory location M addressed by contents of register pair H
010	043	INX H	5	Increment register pair H
011	005	DCR B	5	Decrement register B
012	302	JNZ	10	If register B is not equal to 000, jump to LOOP; otherwise, ignore this instruction and continue to the next instruction
013	005	LOOP	-	LO address byte of LOOP
014	003	-	-	HI address byte of LOOP
015	166	HLT	-	Halt

The loop from LO = 005 to LO = 014 is executed sixty-four times before the microcomputer comes to a halt. During each LOOP pass, 37 clock cycles are required. Thus, the total time required to log sixty-four data points is 64 times 37 times the time per cycle for the 8080A microcomputer. For a microcomputer that operates at 2 MHz, the total time is 1.184 milliseconds. At 18.5  $\mu$ s per eight-bit data point, a 2 MHz microcomputer can log approximately 54,000 bytes per second, which is an enormous amount of information.

If the clock in Figure 22-1 operated at a frequency of 1 Hz, you would store one or two values in all sixty-four memory locations. The proper way to perform the above experiment is to use a clock input that has a frequency of at least 20 kHz. We obtained useful results using a clock that had a frequency of 90 kHz.




Figure 22-1. Simple data logging circuit that employs a pair of cascaded 7490 decade counters.

#### SECOND PROGRAM: LOGGING SLOW DATA POINTS

It is not often that you will need to log data at a rate of 54,000 data points per second. A more common situation is a data logging rate of one byte per second. The only change required in the First Program is the insertion of a time delay loop that has a duration of approximately one second. Thus:

LO memory address	Instruction byte	Mnemonic	Description
000	041	LXI H	Load register pair H with the following two bytes
001	100	100	L register byte, the LO address byte of memory location M
002	003	003	H register byte, the HI address byte of memory location M
003	006	MVI B	Load register B with the following byte

004	100	100	Number of points that will be logged by the microcomputer, i.e., sixty-four data points
005	333	LOOP2, IN	Input data from pair of 7490 decade counter chips shown in Figure 22-1
006	003	003	Device code for input buffer shown in Figure 22-1
007	167	MOV M,A	Move contents of accumulator to memory location M addressed by contents of register pair H
010	043	INX H	Increment register pair H
011	016	MVI C	Load register C with the following timing byte, which determines the number of 10 ms time delay loop passes
012	144	144	Timing byte for register C, which corresponds to 100 loop passes
013	315	LOOP1, CALL	Call 10 ms time delay routine DELAY
014	277	DELAY	LO address byte of DELAY
015	000	-	HI address byte of DELAY
016	015	DCR C	Decrement register C
017	302	JNZ	If register C is not equal to 000, jump to LOOP1; otherwise, continue to next instruction
020	013	LOOP1	LO address byte of LOOP1
021	003	-	HI address byte of LOOP1
022	005	DCR B	Decrement register B
023	302	JNZ	If register B is not equal to 000, jump to LOOP2; otherwise, continue to next instruction
024	005	LOOP2	LO address byte of LOOP2
025	003	-	HI address byte of LOOP2
026	166	HLT	Halt

It will require 1.0000345 seconds to log each data point, or a total of 64.0022 seconds to log all sixty-four data points. Clearly, the additional time required to perform the DCR, IN, CALL, INX, and JNZ instructions is negligible when compared to the one-second time delay. A 10 ms time delay subroutine will permit you to log data at rates between 23.4 data points/minute and 99.7 data points/second simply through a change in the value of the timing byte at LO = 012.

## THIRD PROGRAM: OUTPUT FROM A DATA LOGGER

Let us assume that you have stored sixty-four data points in read/write memory starting at HI = 003 and LO = 100 and now wish to output each point at the rate of one data point/second to an appropriate latch circuit such as that shown in Figure 20-6, 20-10, 20-12, or 20-13. What type of program is required? The answer to this question is that a program that is almost identical to the Second Program is needed. Only three instruction bytes in the Second Program need to be modified:

.			
.			
005	176	MOV M,A	Move the contents of the memory location M to the accumulator
006	323	OUT	Output the accumulator contents to an output latch
007	002	002	Device code of output latch
.			
.			

Otherwise, the Second Program can be used as written. For example, in the second program, you have already provided instruction bytes to (a) identify the memory location M, (b) establish the number of data points located in read/write memory, (c) initiate a one-second time delay between each data point, and (d) halt after all sixty-four data points have been output. As a dividend, you can repeatedly execute the modified Second Program, which we shall now call the Third Program, starting at HI = 003 and LO = 000. The Third Program is now an output program that does not modify the contents of read/write memory.

## FOURTH PROGRAM: DETECTING AN ASCII CHARACTER

While the concept of using input devices to input eight bits of data is straight forward, once you have input the data you can perform interesting programming tricks to take advantage of the power of the 8080A chip. For example, assume that the input data byte is the 8-bit ASCII code from a standard ASCII keyboard that has TTL output. Each time a new ASCII byte is input, it is tested to determine whether or not it is the ASCII equivalent to the letter "E", which has an ASCII code of 305. If it is an "E", the ASCII byte is output and also stored in read/write memory. If not, the program will immediately loop back to the IN instruction and input a new ASCII byte. The simple flow chart for this program is shown in Figure 22-2.

The program is as follows:

LO memory address	Instruction byte	Mnemonic	Description
000	333	START, IN	Input ASCII character
001	004	004	Device code for ASCII keyboard

003	376	CPI	Compare the accumulator contents with the following data byte. If the two bytes are identical, set the zero flag. If not, clear (reset) the zero flag.
004	305	305	ASCII code for the letter "E"
005	302	JNZ	If the zero flag is reset, <i>i.e.</i> , at logic 0, jump to START; otherwise, continue to the following instruction
006	000	START	LO address byte of START
007	003	-	HI address byte of START
010	323	OUT	Output the ASCII code for the letter "E"
011	002	002	Device code for output latch
012	062	STA	Store the accumulator contents in memory location STORE
013	200	STORE	LO address byte of STORE
014	003	-	HI address byte of STORE
015	166	HLT	Halt

The compare immediate, CPI, instruction at LO = 003 and LO = 004 permit you to compare the ASCII byte 305 with the contents of the accumulator *without altering the accumulator contents*. Only the flags are changed. If the ASCII byte for the letter "E" and the accumulator contents are identical, the zero flag is set to logic 1; otherwise, the zero flag is reset (cleared) to logic 0. The condition of the zero flag is then tested by the JNZ instruction to determine whether or not to continue looping.

We have observed that the compare instruction is subtle and, on occasion, difficult to use properly. As indicated in Unit Number 18, the two flags that are tested after a compare instruction, such as CPI, are the zero flag and the carry flag. Four different conditional jump instructions can be inserted at LO = 005 in the above program. The questions that are implied by such instruction bytes can be summarized as follows:

Instruction byte  
at LO = 005

Implied question

302

Is the input ASCII character the letter "E"? If not, continue looping until it is.

312

Is the input ASCII character any character other than the letter "E"? Continue looping until an ASCII character other than "E" is input.

- 322 Is the input ASCII character "A", "B", "C", or "D"?  
If not, continue looping until it is.
- 332 Is the input ASCII character "E" through "Z"? If not,  
continue looping until it is.

We have tested the Fourth Program using each of the above four conditional branch instructions. With the ASCII code equivalents to the letters "D", "E", and "F", the program worked as expected.




Figure 22-2. Flow chart for the Fourth Program, which tests an input character to determine whether or not it is the ASCII character "E". When an "E" is input, the program outputs the character, stores it, and then comes to a halt.

## OTHER METHODS OF GENERATING TIME DELAYS

In the second program in this Unit, a one second time delay loop was used to slow down the rate at which the microcomputer logged data from an input device. The use of such a loop represents a very inefficient application of a microcomputer, since the microcomputer could perform other useful functions during the one second interval. Other methods of generating one second time delays include the following:

- o A *real time clock* based upon the 60 Hz line frequency.

A 60 Hz square wave is produced by suitable analog circuitry and used to periodically *interrupt* program execution. As discussed in Unit Number 25, program control is directed to a small subroutine that acquires the data point and then returns control to the interrupted program.

- o A real time clock based upon a high frequency crystal oscillator circuit.

The interrupt approach is used here as well.

- o A *programmable interval timer*.

A programmable interval timer such as the 8253 chip contains several 16-bit registers that can be counted down at the frequency of the microcomputer. An initial register word is loaded into the interval timer. Counting proceeds until the register contents is zero, at which time an interrupt pulse is sent to the microcomputer. A programmable interval timer represents a combined software-hardware approach to the problem of generating known time delays. Some hardware, *i.e.*, an integrated circuit chip, is needed, but the time delay is set with the aid of software.

If the microcomputer has no other functions to perform between data points, the use of a wait loop is quite acceptable.

## INTRODUCTION TO THE EXPERIMENTS

The following experiments provide examples of microcomputer input/output circuits, with an emphasis upon data logging.

Experiment No.	Comments
1	Logging fast data points. Demonstrates a data logging circuit and program that can log 8-bit data points at a rate of 20,000 points/second.
2	Logging slow data points. The addition of a time delay subroutine slows down the rate at which data points can be logged by the program of Experiment No. 1.
3	Detecting an ASCII character. Demonstrates a program that can detect the input of a specific ASCII character, such as ASCII "E".
4	Wiring a bus monitor. [See Experiment No. 1 in Unit Number 17 for a bus monitor circuit that is based upon the Texas Instruments Incorporated TIL311 numeric indicator.] Describes and demonstrates the type of information that is latched when the following control signals are applied to the latch enable input (STB) of the numeric indicator: <u>IN</u> , <u>OUT</u> , <u>MEMR</u> , <u>MEMW</u> , <u>INTA</u> , and input and output device select pulses.
5	Bidirectional memory mapped I/O using an 8216 chip. Demonstrates the use of the 8216 chip as a 4-bit bidirectional I/O port.
6	Accumulator I/O using the 8255 chip. The 8255 programmable peripheral interface chip is widely used in input/output circuits. This experiment demonstrates the mode 0 operation of this chip using accumulator I/O techniques.
7	Memory mapped I/O using the 8255 chip. By changing the control signal inputs from IN and OUT to MEMR and MEMW, it is possible to convert the circuit of Experiment No. 6 to memory mapped I/O operation.
8	Interfacing a digital-to-analog converter. Demonstrates an interface circuit between an 8080A-based microcomputer and the Analog Devices, Inc. AD7522 10-bit buffered, multiplying digital-to-analog (D/A) converter.
9	A staircase-ramp comparison analog-to-digital converter. With the aid of a suitable program and the addition of a comparator circuit based upon the LM311 comparator chip, you can convert the DAC circuit in Experiment No. 8 into an analog-to-digital converter.

Some of the above experiments employ more expensive integrated circuit chips. We encourage you to be careful when using such chips.




EXPERIMENT NO. 1  
LOGGING FAST DATA POINTS


## PURPOSE

The purpose of this experiment is to operate a simple 8080A-based data logger that can log data at high data rates.

## PIN CONFIGURATIONS OF INTEGRATED CIRCUIT CHIPS




7490



8095

## SCHEMATIC DIAGRAM OF CIRCUIT



## PROGRAM

LO memory address	Instruction byte	Mnemonic	Description
000	041	LXI H	Load register pair H with the following two bytes
001	100	100	L register byte, the LO address byte of memory location M
002	003	003	H register byte, the HI address byte of memory location M
003	006	MVI B	Move the following byte into register B
004	100	100	Number of points that will be logged
005	333	LOOP, IN	Input data from buffer
006	004	004	Device code for input buffer
007	167	MOV M,A	Move accumulator contents to memory location M addressed by contents of register pair H
010	043	INX H	Increment register pair H
011	005	DCR B	Decrement register B
012	302	JNZ	If register B is not equal to 000, jump to LOOP and input another data point; otherwise, continue to the next instruction
013	005	LOOP	LO address byte of LOOP
014	003	-	HI address byte of LOOP
015	166	HLT	Halt

## STEP 1

Study the schematic diagram of the circuit. Observe that a pair of cascaded 7490 decade counters are input into an input buffer. Two buffer circuits are given in Unit Number 20, Figures 20-17 and 20-18. We would recommend the use of the pair of 8095 chips since they are less expensive and, in our experience, less subject to being damaged. Obtain the negative device select pulse from one of the decoder circuits described in Unit Number 17.

Wire the circuit required for this experiment. The clock frequency should initially be extremely slow, approximately 1 Hz.

## STEP 2

Load the program into read/write memory starting at HI = 003 and LO = 000.

## STEP 3

Execute the program at the full microcomputer speed.

Now go to memory location HI = 003 and LO = 100 and step through read/write memory up to HI = 003 and LO = 200. What do you observe? Why?

We observed a reading of 120, in octal code, for all of the memory locations starting at LO = 100 and ending at LO = 177. Such a reading corresponds to an 8-bit binary word of 01010000, which is equivalent to the decimal number 50 in packed BCD. The microcomputer executed the program so quickly that only a single output from the pair of 7490 decade counters was input into all memory locations.

## STEP 4

What do we mean by the term, "packed BCD"?

Binary coded decimal (BCD) is a four-bit binary code for the decimal digits 0 through 9. Two BCD digits comprise a total of eight bits, which can be input as such into an 8-bit microcomputer such as the 8080A. By "packed BCD," we mean that an eight-bit data point contains two four-bit BCD digits.

## STEP 5

Execute the program at the full microcomputer speed several times. Observe what data you input starting at memory location HI = 003 and LO = 100. What do you conclude?

In each case, we input only a single pair of BCD digits into read/write memory.

## STEP 6

We concluded previously in this Unit that it required 37 cycles to log a single 8-bit data point. If a microcomputer is operated at a clock rate of 750 kHz, how much time is required to log a single point? What is the data logging rate, in bytes/second?

At 750 kHz, a cycle lasts for 1.333 microseconds. Thus, 37 cycles corresponds to 49.3 microseconds and a data rate of 20.27 kHz.

#### STEP 7

If the clock input to the pair of 7490 counters has a frequency of 20 kHz, what can you conclude about the data stored in read/write memory starting at HI = 003 and LO = 100?

We would expect to see a series of increasing counts starting at HI = 003 and LO = 100, with an increment of one count between successive memory locations. The reason is that the input clock frequency to the 7490 chips is identical to the data logging rate of the 750 kHz microcomputer. For example, when we performed such an experiment on our microcomputer, we observed the following results:

LO address byte of read/write memory	Stored data	
	Octal code	Packed BCD
100	106	46
101	107	47
102	110	48
103	111	49
104	120	50
105	121	51
106	122	52
107	123	53
110	124	54
111	125	55
112	126	56
.	.	.
.	.	.

#### STEP 8

Set the clock frequency of the clock input to the 7490 counters to 20 kHz or slightly less. Frequencies ranging between 5 kHz and 20 kHz would be quite acceptable. Execute the program once. Observe the data stored starting at HI = 003 and LO = 100. What do you conclude?

The 7490 counter was stored sequentially in sixty-four read/write memory locations starting at HI = 003 and LO = 100. Our first data point was octal 070 and our last data point was octal 166.

22-16

#### STEP 9

If 49.33 microseconds are required to log a single data byte, and if the first data byte is 070 and the final data byte is 166 from a two-decade counter circuit, what is the frequency of the counter?

The total time required to log 64 data bytes is  $49.33 \mu\text{s} \cdot 64 \text{ points} = 3157.12 \mu\text{s}$ .  
The number of counts between the first and last data byte is,

$$\text{First count data} = 070_8 = 01111000_2 = 38_{10}$$

$$\text{Final count data} = 166_8 = 01110110_2 = 76_{10}$$

In other words, a total of  $76 - 38 = 38$  data bytes were logged during 3.15712 ms.  
The input clock frequency is therefore,

$$\begin{aligned} \text{Clock frequency} &= 38 / 0.00315712 \text{ seconds} \\ &= 12.0 \text{ kHz} \end{aligned}$$

#### STEP 10

Calculate the input clock frequencies to your 7490 decade counter circuit using the calculation procedure described in the above step.

Initial count [LO = 100]	Final count [LO = 177]	Calculated frequency, kHz
-----------------------------	---------------------------	------------------------------

We obtained the following results, where the counts are given in decimal:

Initial count (decimal)	Final count (decimal)	Calculated frequency, kHz
09	305	93.8
20	147	40.2
11	105	30.0
36	74	12.0

## EXPERIMENT NO. 2

## LOGGING SLOW DATA POINTS

## PURPOSE

The purpose of this experiment is to operate a simple 8080A-based data logger that can log data at low data rates.

## SCHEMATIC DIAGRAM OF CIRCUIT

See preceding experiment for details of the 7490 decade counter circuit.

## PROGRAM

LO memory address	Instruction byte	Mnemonic	Description
000	041	LXI H	Load register pair H with the following two bytes
001	100	100	L register byte, the LO address byte of memory location M
002	003	003	H register byte, the HI address byte of memory location M
003	006	MVI B	Load register B with following byte
004	100	100	Number of points that will be logged
005	333	LOOP, IN	Input data from pair of counter chips
006	004	004	Device code for counter buffer
007	167	MOV M,A	Move accumulator contents to memory location M addressed by contents of register pair H
010	043	INX H	Increment register pair H
011	016	MVI C	Load register C with following timing byte
012	144	144	Timing byte for register C
013	315	LOOP1, CALL	Call 10 ms time delay routine DELAY
014	277	DELAY	LO address byte of DELAY
015	000	-	HI address byte of DELAY
016	015	DCR C	Decrement register C
017	302	JNZ	If register C is not equal to 000, jump to LOOP1; otherwise, continue to next instruction

22-13

020	013	LOOP1	LO address byte of LOOP1
021	003	-	HI address byte of LOOP1
022	005	DCR B	Decrement register B
023	302	JNZ	If register B is not equal to 000, jump to LOOP; otherwise, continue to next instruction
024	005	LOOP	LO address byte of LOOP
025	003	-	HI address byte of LOOP
026	166	HLT	Halt

#### STEP 1

The circuit is identical to that used in the preceding experiment. Load the new program into read/write memory starting at HI = 003 and LO = 000.

#### STEP 2

Execute the program. Remember that it will now require one second per data point, or a total of 64 seconds before all data points are logged and the program comes to a halt. Your clock input to the 7490 counters should be approximately 1 Hz.

Go to memory location HI = 003 and LO = 100 and step through read/write memory. What do you observe?

We observed the data that we logged at one data point/second.

#### STEP 3

Now make the following changes to the above program and wire up an output port 002 if one is not already available on your microcomputer.

005	176	MOV M,A	Move the contents of the memory location M to the accumulator
006	323	OUT	Output the accumulator contents to the output latch
007	002	002	Device code of output latch

Execute the program and explain what you observe on the latch, which should be connected either to eight lamp monitors or to a pair of seven-segment displays.

We observed the data input that we stored in read/write memory before we made the modification to the program! In other words, by modifying three instruction bytes, we were able to convert our data input program into a data output program. Each data point was output at a rate of one data point/second, so it was very easy to study the data that we initially stored in memory.

#### STEP 4

Repeat steps 2 and 3 as often as you desire. Each time you wish to input data into the memory, you must make certain that the proper instruction bytes are present at memory locations LO = 005 through LO = 007.

#### STEP 5

Rather than modifying the program each time, it probably would be more convenient to load a separate output program starting at HI = 003 and LO = 030. Assuming that you would do so, what would the addresses of LOOP and LOOP1 be?

LOOP would be at HI = 003 and LO = 035 and LOOP1 would start at HI = 003 and LO = 043.




EXPERIMENT NO. 3  
DETECTING AN ASCII CHARACTER

## PURPOSE


The purpose of this experiment is to wire an interface and execute a program that demonstrates how to detect the ASCII character, "E".

## PIN CONFIGURATION OF INTEGRATED CIRCUIT CHIP



8095

## SCHEMATIC DIAGRAM OF CIRCUIT



PROGRAM			
LO memory address	Instruction byte	Mnemonic	Description
START: 000	333	IN	Input ASCII character from the switches
001	004	004	Device code for input port
002	376	CPI	Compare the accumulator contents with the following data byte. If the two bytes are identical, set the zero flag. If not, reset the zero flag. Set the carry flag if 305 is greater than the accumulator contents.
003	305	305	ASCII code for the letter "E"
004	302	JNZ	If the zero flag is reset, jump back to START; otherwise, continue to the following instruction
005	000	-	LO address byte of START
006	003	-	HI address byte of START
007	323	OUT	Output the ASCII code for the letter "E", which is contained in the accumulator
010	002	002	Device code for output port
011	166	HLT	Halt

## STEP 1

Wire the interface circuit shown in the schematic diagram. Load the program in read/write memory starting at HI = 003 and LO = 000. We would recommend the use of a single-step circuit for this experiment. An example of such a circuit is given in Experiment No. 2 in Unit Number 17.

## STEP 2

Set the logic switches to the 8095 three-state buffer chips to the ASCII equivalent of the letter "D", i.e., 304 in octal code or 11000100 in binary. Execute the program at the full microcomputer speed. What happens?

In our case, nothing happened. Output port 002 did not exhibit 305.

22-22

### STEP 3

Set the logic switches to 306 while the microcomputer is running. Make certain that you do not set it to 305, even momentarily! Any change yet?

No. The reason is that so far a 305 input has not been detected. Such being the case, the program continues to loop back to START.

### STEP 4

Now change the logic switches to 305. What happens?

The ASCII code for "E", 305, is output to port 002 and the microcomputer comes to a halt. It does so in response to the query posed by the instruction byte at LO = 004:

004	302	JNZ	Is the input ASCII character the letter "E"? If not, continue looping back to START until it is.
-----	-----	-----	--

### STEP 5

Change the instruction byte at LO = 004 to

004	312	JZ	Is the input ASCII character any character other than the letter "E"? Continue looping until a character other than "E" is input.
-----	-----	----	---

Set the logic switches to 305 and execute the microcomputer at its full speed. What do you observe?

The program continues to loop. During each loop, it detects the character "E".

### STEP 6

Now set the logic switches to 304 and execute the program once more. What happens?

The microcomputer immediately comes to a halt.

## STEP 7

You may also wish to substitute either of the following instruction bytes at  
LO = 004:

004	322	JNC	Is the input ASCII character less than 305? If not, continue looping until it is.
-----	-----	-----	---

or

004	332	JC	Is the input ASCII character greater than 304? If not, continue looping until it is.
-----	-----	----	--

See the text in this unit for a discussion of these two instruction bytes.


EXPERIMENT NO. 4  
WIRING A BUS MONITOR

## PURPOSE


The purpose of this experiment is to wire a pair of circuits that you may find useful in subsequent experiments: (1) a three-octal-digit *bus monitor*, which permits you to monitor all information that passes over the bidirectional data bus, and (2) a latched 7490 counter, which permits you to detect and count different types of synchronization pulses.

## PIN CONFIGURATIONS OF INTEGRATED CIRCUIT CHIPS

REAR VIEW





PIN	FUNCTION	
	5082-7300 and 7302 Numeric	5082-7340 Hexadecimal
1	Input 2	Input 2
2	Input 4	Input 4
3	Input 5	Input 5
4	Decimal point	Blanking control
5	Latch enable	Latch enable
6	Ground	Ground
7	V <sub>cc</sub>	V <sub>cc</sub>
8	Input 1	Input 1



7490

## SCHEMATIC DIAGRAMS OF CIRCUITS





### STEP 1

Wire the circuit shown above, preferably on a single SK-10 socket. You will find them useful as monitors of device select pulses and control signals as well as the data that appears on the bidirectional data bus.

## STEP 2

The Hewlett-Packard 5082-7300 display contains a four-bit latch of the 7475 type that is enabled by a logic 0 STROBE pulse. What does this mean?

The 7475 latch is a D-type latch that follows the input when the latch is enabled. Thus, a logic 0 applied to the HP 5082-7300 means that the output will be the same as the input as long as the STROBE input remains at the logic 0 state. Latching of input data occurs on the positive edge of the STROBE input pulse.

### STEP 3

A variety of control and other signals can be used as the STROBE input to the HP 5082-7300 latch/displays that are connected to the bidirectional data bus, D0 through D7. List some of these signals and explain what information they permit you to latch from the data bus.

Some useful signals include:

$\overline{\text{OUT}}$	Latches all data output via an OUT instruction
$\overline{\text{IN}}$	Latches all data input via an IN instruction
$\overline{\text{MEMR}}$	Latches all data input via a memory-read type instruction
$\overline{\text{MEMW}}$	Latches all data output via a memory-write type instruction
Output DS pulse	Latches all data output to a specific output device
Input DS pulse	Latches all data input from a specific input device
$\overline{\text{INTA}}$	Latches data on the bus that appears during an interrupt acknowledge control signal

We shall call the three-digit circuit that latches the bidirectional data bus, D0 through D7, a *bus monitor*, since it permits you to monitor all information that appears on the data bus. You will use this monitor in subsequent experiments, so save it.

#### STEP 4

The second circuit in this experiment consists of a Hewlett-Packard latch/display wired to the output of a 7490 counter. What is the function of this circuit?

The circuit permits you to detect individual control signal or device select pulses, provided that only a few are generated. Such a circuit is generally used when the program contains a halt instruction or when there are long times between pulses.


## EXPERIMENT NO. 5

## BIDIRECTIONAL MEMORY MAPPED I/O USING AN 8216 CHIP


## PURPOSE

The purpose of this experiment is to operate an 8216 chip as a bidirectional memory mapped I/O port.

## PIN CONFIGURATION AND LOGIC DIAGRAM OF INTEGRATED CIRCUIT CHIP



## SCHEMATIC DIAGRAM OF CIRCUIT





## PROGRAM

LO memory address	Instruction byte	Mnemonic	Description
000	041	START, LXI H	Load register pair H with the following two bytes
001	000		L register byte, the LO address byte of memory location M
002	100		H register byte, the HI address byte of memory location M
003	176	MOV A,M	Move contents of memory location M to accumulator
004	167	MOV M,A	Move contents of accumulator to memory location M
005	323	OUT	Output contents of accumulator to output port 002
006	002		Device code for port 002
007	303	JMP	Unconditional jump to memory location START
010	000	START	LO address byte of START
011	003	-	HI address byte of START

## STEP 1

Wire the circuit shown. Load the program in read/write memory starting at HI = 003 and LO = 000.

## STEP 2

Execute the program. What do you observe on output port 002 and also the latch/display as you change the logic switches from 0000 to 1001?

The least significant four bits in output port 002 and the latch/display exhibit the same reading as the logic switch input to the 8216 chip. The most significant four bits in output port 002 all remain at logic 1. The program reads the logic switch data using the MOV A,M instruction, and then outputs the accumulator contents to the 8216 latch/display using the MOV M,A instruction. Finally, the OUT 002 instruction outputs the accumulator contents to the output port.

Fill in the following truth tables for the  $\overline{\text{DIEN}}$  and  $\overline{\text{CS}}$  inputs to the 8216 chip.

A-14	$\overline{\text{CS}}$	$\overline{\text{MEMR}}$	$\overline{\text{MEMW}}$	$\overline{\text{DIEN}}$
0		0	0	
1		0	1	
		1	0	
		1	1	

$\overline{\text{DIEN}}$	$\overline{\text{CS}}$	Operation of the 8216 chip
0	0	
0	1	
1	0	
1	1	

Explain the significance of these tables in the space below.

The first truth table indicates whether or not the chip is enabled:

A-14	$\overline{\text{CS}}$	Operation of the 8216 chip
1	0	Chip enabled
0	1	Chip disabled (high impedance state)

The second truth table indicates the direction of data transfer through the chip:

$\overline{\text{MEMR}}$	$\overline{\text{MEMW}}$	$\overline{\text{DIEN}}$	
0	0	0	Not allowed
0	1	0	Memory read
1	0	1	Memory write
1	1	1	Memory write

The final truth table summarizes the operation of the 8216 chip:

$\overline{\text{DIEN}}$	$\overline{\text{CS}}$	Operation of 8216 chip
0	0	Data input to 8080A chip
0	1	Chip disabled
1	0	Data output from 8080A chip
1	1	Chip disabled

22-30

In other words, when  $\overline{MEMR}$  and  $\overline{CS}$  are both at logic 0, the 8216 serves as an input port. When  $\overline{MEMW}$  and  $\overline{CS}$  are both at logic 0, the 8216 serves as an output port.  $\overline{MEMR}$  and  $\overline{MEMW}$  cannot both be at logic 0 since the 8080A microprocessor cannot read and write at the same time. The  $\overline{MEMW} = \overline{MEMR} = 0$  state is never observed by external control logic.

#### STEP 4

Is this chip useful as an I/O port?

Perhaps, but an additional latch is required if it is to be used as an output port. The succeeding experiment provides a better scheme. In general, the 8216 is used as a bidirectional bus driver/buffer that has a fan-in of 0.1 and a fan-out of 30.


EXPERIMENT NO. 6

## ACCUMULATOR I/O USING THE 8255 CHIP

## PURPOSE

The purpose of this experiment is to demonstrate the use of the 8255 programmable peripheral interface chip as an accumulator I/O port.

### SCHEMATIC DIAGRAM OF CIRCUIT



22-32

# PROGRAM

LO memory address	Instruction byte	Mnemonic	Description
000	076	MVI A	Move the following control word into the accumulator
001	231	231	Control word that establishes the mode 0 operation of the 8255 chip, with ports A and C being input ports and port B being an output port
002	323	OUT	Output accumulator contents to following output latch
003	203	203	Device code for control register within 8255 chip
004	333	LOOP, IN	Input logic switch data at port C
005	202	202	Device code for port C
006	323	OUT	Output accumulator contents to port B
007	201	201	Device code for port B
010	303	JMP	Unconditional jump to memory location LOOP
011	004	LOOP	LO address byte of LOOP
012	003	-	HI address byte of LOOP

## PIN CONFIGURATION AND BLOCK DIAGRAM OF INTEGRATED CIRCUIT CHIP


The truth table for the three I/O ports and the control register is as follows:

### 8255 BASIC OPERATION

A <sub>1</sub>	A <sub>0</sub>	RD	WR	CS	INPUT OPERATION (READ)
0	0	0	1	0	PORT A → DATA BUS
0	1	0	1	0	PORT B → DATA BUS
1	0	0	1	0	PORT C → DATA BUS
					OUTPUT OPERATION (WRITE)
0	0	1	0	0	DATA BUS → PORT A
0	1	1	0	0	DATA BUS → PORT B
1	0	1	0	0	DATA BUS → PORT C
1	1	1	0	0	DATA BUS → CONTROL
					DISABLE FUNCTION
X	X	X	X	1	DATA BUS → 3-STATE
1	1	0	1	0	ILLEGAL CONDITION

The pin configuration and block diagram for the 8255 chip are:


## PIN CONFIGURATION



## PIN NAMES

Pin	Name
D0-D7	DATA BUS (BI-DIRECTIONAL)
RESET	RESET INPUT
CS	CHIP SELECT
RD	READ INPUT
WR	WRITE INPUT
A0-A7	PORT ADDRESS
PA7-PA0	PORT A (8 BIT)
PB7-PB0	PORT B (8 BIT)
PC7-PC0	PORT C (8 BIT)
Vcc	+5 VOLTS
GND	0 VOLTS

## 8255 BLOCK DIAGRAM



## STEP 1

Study the truth table for the three I/O ports and the control register within the 8255 chip. Address bus bits A-0, A-1, and A-7 are used to select the specific port or register desired. The control signals IN and OUT are connected to RD and WR, respectively. Therefore, the eight-bit device code, A0 through A7, identifies the particular I/O device associated with an IN or OUT instruction. Since the address bus is not absolutely decoded, address bits A2 through A6 can be either 0 or 1. In defining the device codes, we have let these bits be logic 0.

Device code      I/O port or register

200	Port A
201	Port B
202	Port C
203	Control register

In the program, the instruction bytes at LO = 003, 005, and 007 are all device codes.

## STEP 2


Wire the circuit shown. Use address bus bit A-7 for the CS input, IN for the RD input, and OUT for the WR input. This use of the chip is an example of accumulator I/O.

22-31

### STEP 3

Load the program in read/write memory starting at HI = 003 and LO = 000. What do you think the significance of the instruction byte at LO = 001 is?

As stated in the program, it is a control word that establishes the mode 0 operation of the 8255 chip and whether port A, port B, and port C are input or output ports. In this case, the control word corresponds to ports A and C being input ports and port B being an output port,



### STEP 4

Execute the program at the full microcomputer speed. While the microcomputer is running, change the logic switch settings and observe the output at port B. What happens?


Port B displays the logic switch input to port C. Any changes in the logic switch settings occur essentially instantaneously at port B. This behavior demonstrates that we have input data into the accumulator and output it from the accumulator to port B.

### STEP 5

Change the control word at LO = 001 to 213. Execute the program at the full microcomputer speed and observe whether or not there is any output at port B


when you change the port C logic switch settings.

We observed no change in output at port B, which remained at 000. The reason is that the control word now assumes that port B is an input port,



#### STEP 6

Finally, change the control word at LO = 001 to 201, which corresponds to the following situation,



Note that now, only four of the bits in port C are input bits. Remove the logic switches from bits PC4 through PC7. Change the control word at LO = 001 and execute the program at the full microcomputer speed. What do you observe?



The output at port B mirrors the input at port C bits PC0 through PC3. As far as our circuit is concerned, port B is once again an output port.

STEP 7

The 8255 chip is an interesting but somewhat complicated interface chip that is manufactured by the Intel Corporation. For further details, obtain a copy of the recently published "8080 Microcomputer Peripherals User's Manual" and a copy of application note AP-15, "8255 Programmable Peripheral Interface Applications." The 8255 chip will be the subject of Bugbook IV, which is still being written.

*Save this circuit for the following experiment, in which you use the 8255 chip as a memory I/O device.*

EXPERIMENT NO. 7  
MEMORY MAPPED I/O USING THE 8255 CHIP

PURPOSE

The purpose of this experiment is to demonstrate the use of the 8255 programmable peripheral interface chip as a memory I/O port.

PIN CONFIGURATION OF THE INTEGRATED CIRCUIT CHIP

SCHEMATIC DIAGRAM OF CIRCUIT

These have been given in the preceding experiment, in which you were asked to save the circuit

PROGRAM

LO memory address	Instruction byte	Mnemonic	Description
000	041	LXI H	Load register pair H with the following two bytes
001	003	003	L register byte, the LO address byte of memory location M
002	200	200	H register byte, the HI address byte of memory location M
003	006	MVI B	Move the following control word to register B
004	231	231	Control word that establishes the mode 0 operation of the 8255 chip, with ports A and C being input ports and port B being an output port
005	160	MOV M,B	Move register B contents to memory location M, which is the control register within the 8255 chip
006	055	DCR L	Decrement register L
007	176	LOOP, MOV A,M	Input logic switch data through port C
010	055	DCR L	Decrement register L
011	167	MOV M,A	Output accumulator contents to port B
012	054	INR L	Increment register L
013	303	JMP	Unconditional jump to memory location LOOP
014	007	LOOP	LO address byte of LOOP
015	003	-	HI address byte of LOOP

## STEP 1

The input to  $\overline{CS}$  should now be the inverted bit A-15. The inputs to  $\overline{RD}$  and  $\overline{WR}$  should now be  $\overline{MEMR}$  and  $\overline{MEMW}$ , respectively. Make these wiring changes to the circuit shown in the preceding experiment.

## STEP 2

Load the program into read/write memory starting at HI = 003 and LO = 000.

## STEP 3

Execute the program at the full microcomputer speed. Vary the logic switch settings and observe what happens at port B. What can you conclude?

The logic switch input at port C appears as a lamp monitor output at port B.

## STEP 4

Change the control word at LO = 004 to 213 and then to 201. Execute the microcomputer in each case at the full microcomputer speed. Explain your observations at port B in the space below.

With the control word of 213, port B no longer functions as an output port. For control word 201, port B is again an output port, but only port C bits PC0 through PC3 are input bits. Bits PC4 to PC7 are output bits with this second control word.

## STEP 5

Change the LO address byte at LO = 014 to 013. Execute the program at the full microcomputer speed with 231 as a control word at LO = 004. Can you conclude that the output to port B is latched?

Yes, the output to port B is latched, since any logic 1 bits remain at logic 1 despite the fact that no additional input to the accumulator occurs from port C. Only the initial logic switch settings are latched. All subsequent changes are ignored by the program.

## EXPERIMENT NO. 8

22-39

## INTERFACING A DIGITAL-TO-ANALOG CONVERTER

## PURPOSE


The purpose of this experiment is to test a simple parallel input program for the AD7522 10-bit buffered, multiplying, digital-to-analog (D/A) converter.

## PROGRAM

LO memory address	Octal instruction	Mnemonic	Comments
000	042	START, SHLD	Strobe ten bits of digital data into the AD7522 DAC shift registers.
001	004	004	HI = 000 and LO = 004 is the memory I/O device code for the LBS input to the DAC. HI = 000 and LO = 005 is the memory I/O device code for the HBS input to the DAC. [NOTE: We can use these device codes since memory block HI = 000 is EPROM.]
002	000	000	
003	062	STA	Send strobe pulse to the LDAC input of the AD7522 DAC. Ten bits of digital data are internally strobed within the DAC into the DAC register.
004	003	003	HI = 000 and LO = 003 is the memory I/O device code for the LDAC input to the DAC.
005	000	000	
006	043	INX H	Increment register pair H
007	315	CALL	Call 10 ms time delay routine located in the KEX EPROM (memory block HI = 000).
010	277	TIMEOUT	LO address byte of TIMEOUT
011	000	-	HI address byte of TIMEOUT
012	303	JMP	Jump back to START and repeat the execution of the program.
013	000	START	LO address byte of START
014	003	-	HI address byte of START

## DISCUSSION

The above program causes the Digital-to-analog converter to generate a slow linear ramp, which can be observed on a Volt-ohmmeter (VOM) or an oscilloscope, as the voltage output from the DAC. The ramp output is subdivided into 1024 small steps, each step being approximately 5.0 to 5.5 mV in magnitude. The total time required to change from 0.0 Volts to + 5.66 Volts output is 10.24 sec.



The details of the Analog Devices AD7522 DAC is described in "Bugbook VII. Micro-computer Conversion Devices," which first appeared during the summer of 1977. In the Appendix to this experiment, we provide additional data on the AD7522 DAC, courtesy of Analog Devices, Inc.

**AD7522**

Pin Configuration Diagram showing the internal structure of the AD7522, including the 10-bit multiplying D/A converter, DAC register, 8-bit shift registers (serial and parallel modes), and 2-bit register. The diagram illustrates the internal connections and data flow between the components and the external pins.

Study the schematic diagram of the circuit that you will wire. When we performed this experiment,  $V_{out}$  was connected to a small Volt-ohmmeter (VOM). The digital ground, DGND, should be connected to the analog ground, AGND. Since you are using memory I/O techniques, MEMW should be used instead of OUT.

To facilitate the wiring of this circuit, we have developed a small Outboard<sup>®</sup>, a block diagram of which is shown below. If you have this Outboard, wire the circuit as shown. Inputs 003, 004, and 005 are the decoded output channels obtained from an appropriate I/O address byte decoder circuit.

Wire the DAC circuit and load the program shown at the start of this experiment into memory starting at HI = 003 and LO = 000. If you are executing this program on the MMU-1 microcomputer (also known as the Dyna-Micro), the 10 ms time delay routine TIMEOUT is already loaded in the Keyboard Executive EPROM. If you are using some other 8080A-based microcomputer, we have provided a listing of DELAY in the Appendix to this experiment.

22-12




Figure 22-3. Schematic diagram of the AD7522 DAC Outboard, which contains all of the necessary analog and digital circuitry needed to perform this experiment (see Schematic Diagram of Circuit).

### STEP 3

Execute the program with the Volt-ohmmeter connected to the output of the DAC. What do you observe?

We observed a slow but steady increase in the VOM reading until +5.6 Volts was reached, at which time the needle returned to 0 Volts and repeated the process. The time required for the full range of readings was approximately 10 seconds.

## STEP 4

Change the instruction byte at LO = 006 to the following:

006	053	DCX H	Decrement register pair H
-----	-----	-------	---------------------------

Execute the program once again. What change in behavior of the VOM do you observe? Why?

Now the VOM exhibits a slow and steady decrease from + 5.6 Volts to 0 volts, at which time the needle returns to + 5.6 Volts and repeats the process. We decrement the value instead of incrementing it as before.

## STEP 5

Remove the time delay subroutine by making the following program changes:

007	000	NOP	No operation
010	000	NOP	No operation
011	000	NOP	No operation

The DCX H instruction should still be present. Execute this modified program and explain what you observe on the VOM.

We observed that the VOM needle oscillated about the voltage reading +2.75 Volts. The magnitude of the oscillations was approximately  $\pm 0.02$  Volts. On a digital multimeter, the readings varied between +2.83 and +2.91 Volts. In other words, the rather fast linear ramp could not be followed by either meter; only an average voltage reading was observed.

The negative linear ramp was easy to observe on an oscilloscope set to a sweep rate of 10 ms/division.

*Save your interface circuit and continue to the following experiment. Additional information for this experiment is given in the Appendix on the following page.*



## APPENDIX TO EXPERIMENT NO. 8

A listing of the 10 ms time delay routine TIMEOUT is as follows:

LO memory address	Octal instruction	Mnemonic	Comments
277	365	TIMEOUT, PUSH PSW	Push contents of accumulator and flags on stack
300	325	PUSH D	Push contents of register pair D on stack
301	021	LXI D	Load following two bytes into register pair D
302	046	046	E register byte
303	001	001	D register byte
304	033	MORE, DCX D	Decrement contents of register pair D by one
305	172	MOV A,D	Move contents of register D to accumulator
306	263	ORA E	OR contents of register E with contents of accumulator
307	302	JNZ	Jump to LOOP if result of OR operation is not 000; otherwise, skip this instruction after testing the zero flag
310	304	MORE	LO address byte of MORE
311	000	-	HI address byte of MORE
312	321	POP D	Pop stack into register pair D
313	341	POP PSW	Pop stack into accumulator and flags
314	311	RET	Return from subroutine

On the following two pages we provide a listing of the individual pin functions on the AD7522 digital-to-analog converter. We would like to acknowledge Analog Devices, Inc. for the use of this information.

## Pin Function Description

PIN	MNEMONIC	DESCRIPTION	PIN	MNEMONIC	DESCRIPTION
1	VDD	+15V (nominal) Main Supply.	21	SPC	Serial/Parallel Control. If SPC is a logic "0," the AD7522 will load parallel data appearing on DB0 through DB9 into the input buffer when the appropriate strobe inputs are exercised (see HBS and LBS).
2	LDTR	R-2R Ladder Termination Resistor. Normally grounded for unipolar operation or terminated at IOUT2 for bipolar operation.			
3	VREF	Reference Voltage Input. Since the AD7522 is a multiplying DAC, VREF may vary over the range of $\pm 10V$ .			
4	RFB2	Rfeedback $\div 2$ ; gives full scale equal to $VREF/2$ .			
5	RFB1	Rfeedback, used for normal unity gain (at full scale) D/A conversion.	22	LDAC	Load DAC. When LDAC is a logic "0," the AD7522 is in the "hold" mode, and digital activity in the input buffer is locked out. When LDAC is a logic "1," the AD7522 is in the "load" mode, and data in the input buffer loads the DAC register.
6	IOUT1	DAC Current OUT-1 Bus. Normally terminated at virtual ground of output amplifier.	23	NC	No Connection.
7	IOUT2	DAC Current OUT-2 Bus, terminated at ground for unipolar operation, or virtual ground of op amp for bipolar operation.	25	HBS	High Byte Strobe. When in "parallel load" mode (SPC = 0), parallel data appearing on the DB9 (MSB) and DB8 data inputs will be "clocked" into the input buffer on the positive going edge of HBS.
8	AGND	Analog Ground. Back gate of DAC N-channel SPDT current steering switches.			
9	SRO	Serial Output. An auxiliary output for recovering data in the input buffer.			
10	DB9	Data Bit 9. Most significant parallel data input.			
11	DB8	Data Bit 8.			
12	DB7	Data Bit 7.			
13	DB6	Data Bit 6.			
14	DB5	Data Bit 5.			
15	DB4	Data Bit 4.			
16	DB3	Data Bit 3.			
17	DB2	Data Bit 2.			
18	DB1	Data Bit 1.			
19	DB0	Data Bit 0. Least significant parallel data input.	24	LBS	Low Byte Strobe. When in "parallel load" mode (SPC = 0), parallel data appearing on the DB0 (LSB) through DB7 inputs will be "clocked" into the input buffer on the positive going edge of the LBS.
20	SC8	8-Bit Short Cycle Control. When in serial mode, if SC8 is held to logic "0," the two least significant input latches in the input buffer are bypassed to provide proper serial loading of 8-bit serial words. If SC8 is held to logic "1," the AD7522 will accept a 10-bit serial word. Data bits 0(LSB) and DB1 are in a parallel load mode when SC8 = 0, and should be tied to a logic low state to prevent false data from being loaded.			
27	VCC	Logic Supply. If +5V is applied, all digital inputs/outputs are TTL compatible. If +10V to +15V is applied, digital inputs/outputs are CMOS compatible.	26	SRI	Serial Input.
			28	DGND	Digital Ground.

Note 1: Logic "1" applied to a data bit steers that bit's current to the IOUT1 terminal.

## EXPERIMENT NO. 9

## A STAIRCASE-RAMP COMPARISON ANALOG-TO-DIGITAL CONVERTER

## PURPOSE

The purpose of this experiment is to use the *staircase ramp comparison* technique to convert an AD7522 10-bit buffered multiplying digital-to-analog converter into an analog-to-digital converter (ADC) with the aid of an LM311 comparator.

## PIN CONFIGURATIONS OF INTEGRATED CIRCUIT CHIPS

Metal Can Package




NOTE: Pin 8 connected to case (top view)  
Order Number LP111H, LP211H or LP311H

Dual-In-Line Package




Order Number LM311N

Dual-In-Line Package




NOTE: Pin 8 connected to bottom of package (top view)  
Order Number LP111D, LP211D or LP311D



8095

## SCHEMATIC DIAGRAM OF CIRCUIT

The DAC circuit has been shown in the preceding experiment. The output from the DAC,  $V_{out}$ , should now be connected to input pin 2 of the LM311 comparator, as shown below.



## PROGRAM

This program is written to be stored in EPROM, starting at HI = 001 and LO = 107 and terminating at HI = 001 and LO = 210. An asterisk, \*, is provided to indicate those absolute memory locations which must be changed to relocate the program elsewhere in memory. Since most EPROM programmers operate in hexadecimal code, the program is also listed in hex.

LO memory address	Instruction		Mnemonic	Comments
	Octal	Hex		
.				
107	305	C5	CONVRT, PUSH B	Push contents of register pair B on stack
110	325	D5	PUSH D	Push register pair D on stack
111	345	E5	PUSH H	Push register pair H on stack
112	365	F5	PUSH PSW	Push accumulator and flags on stack
113	323	D3	OUT	Generate synchronization pulse
114	007	07	007	Device code of synchronization pulse
115	041	21	LXI H	Initialize register pair H
116	000	00	000	L register byte
117	000	00	000	H register byte
120	042	22	AGAIN, SHLD	Strobe ten bits of digital data into the AD7522 DAC shift registers
121	004	04	004	HI = 000 and LO = 004 is memory I/O device code for LBS input; HI = 000 and LO = 005 is memory I/O device code for HBS input.
122	000	00	000	
123	062	32	STA	Send strobe pulse to LDAC input of AD7522 DAC; load data into DAC register
124	003	03	003	HI = 000 and LO = 003 is memory I/O device code for LDAC input
125	000	00	000	
126	043	23	INX H	Increment register pair H
127	333	DB	IN	Input into bit D7 the output from the AD311 comparator
130	006	06	006	Device code for comparator bit
131	346	E6	ANI	Mask all bits in accumulator except bit D7

22-48

132	200	80	200	Mask Byte
133	312	CA	JZ	If comparator bit D7 is logic 1, continue to steps below; otherwise, jump to AGAIN and continue to increment the DAC output
134	120*	50*	AGAIN	LO address byte of AGAIN
135	001*	01*	-	HI address byte of AGAIN
136	175	7D	MOV A,L	Move the low eight bits of the DAC word to the accumulator
137	323	D3	OUT	Output low eight bits of DAC word to following output port
140	002	02	002	Device code for output port 002
141	174	7C	MOV A,H	Move the high two bits of the DAC word to the accumulator
142	323	D3	OUT	Output high two bits of DAC word to following output port
143	002	02	000	Device code for output port 002
144	361	F1	POP PSW	Pop accumulator and flags off stack
145	341	E1	POP H	Pop register pair H off stack
146	321	D1	POP D	Pop register pair D off stack
147	301	C1	POP B	Pop register pair B off stack
150	311	C9	RET	Return from subroutine

#### DISCUSSION

Observe that it is not difficult to relocate the above program. Only two address bytes need to be changed. The program generates a slow linear ramp output from the DAC. This DAC output voltage,  $V_{out}$ , is continuously tested by the LM311 comparator against an unknown voltage,  $E_x$ , in this case, one supplied by a 1 kilohm potentiometer circuit. If  $V_{out} < E_x$ , the output from the comparator is logic 0. This single bit is input into the D7 position of the accumulator, where it is masked and tested by the JZ instruction. The linear ramp continues to be generated until  $V_{out} \geq E_x$ , at which time the comparator output becomes logic 1. The JZ instruction is then skipped and a return occurs from the subroutine after the 10-bit DAC word is output to a pair of output ports.

#### STEP 1

Assume that the above program is already present in EPROM. If it is not, load it at an appropriate place in your read/write memory. The only two absolute address bytes present in the program are at LO = 134 and LO = 135.

## STEP 2

If the program is in EPROM, you may have to write a short program to call the subroutine. At HI = 003 and LO = 000, load the following program into read/write memory:

LO memory address	Instruction byte	Mnemonic	Description
000	315	CALL	Call the staircase ramp-comparison subroutine CONVRT
001	107	CONVRT	LO address byte of CONVRT
002	001	-	HI address byte of CONVRT
003	166	HLT	Halt

## STEP 3

You will observe the results of the program execution with the aid of a VOM or a digital voltmeter. The program in read/write memory calls the program once, permits a single conversion to be made, and then halts. The measured analog voltage appears on the VOM. At the same time, the 10-bit DAC number also appears on the two output ports, 000 and 002.

With the 1 kilohm potentiometer set at 0 ohms, execute the program once. What do you observe?

We observed a 0.0 Volts reading on our Volt-ohmmeter, a reading of +0.027 Volts on our digital voltmeter (indicating that we had some offset error in our analog circuit), and a reading of HI = 000 and LO = 000 on output ports 000 and 002, respectively.

## STEP 4

Now set the 1 K potentiometer at its maximum value, approximately 1 kilohm. Execute the ADC conversion routine once, and observe both the output voltage on the VOM and the DAC word on the output ports. What readings do you observe? Is this what you would expect?

We observed a reading on the VOM of +2.30 Volts and a reading on our digital multimeter of +2.529 Volts. The resistance divider circuit should provide a reading of approximately +2.8 Volts, based upon the results from our previous experiment. The tolerances of the resistor and potentiometer are such that our measured values are reasonable. The 10-bit output DAC word that appeared on output ports 000 and 002 was HI = 001 and LO = 371.

22-50

STEP 5

Vary the potentiometer setting and test the program for the measurement of voltages between 0.0 Volts and +2.5 Volts. Do you observe any difficulties?

We did not. Our measurements worked as expected.

REVIEW

The following questions will help you review data logging.

1. What is a data logger?
2. What are the important considerations in the design of a data logger?
3. How would you detect a specific ASCII character that is input into the microcomputer?
4. What methods are available to generate time delays?



ANSWERS

1. A data logger is an instrument that automatically scans data produced by another instrument or process, and records readings of the data for future use.
2. Basically you must determine how many bits of memory are required to store the data, whether such storage is short term or long term, and how many data points per second are to be logged. It is not difficult to exceed the capabilities of an 8080A-based microcomputer (without DMA, or direct memory access) in high-speed data logging applications.
3. You would input the ASCII character into the accumulator and then compare (CMP) the accumulator contents with the specific ASCII code of the desired character. The ASCII code could be stored in registers B, C, D, E, H, or L, or in a memory location. When the desired character is detected, the zero flag goes to logic 1.
4. Time delays can be software or hardware generated. A software time delay loop can generate delays as short as twenty to thirty microseconds and as long as hours or even days. Hardware methods of generating time delays include the use of a real time clock, probably operating at 60 Hz, that interrupts program execution, a crystal based real time clock, or a programmable interval timer.

## UNIT NUMBER 23

## FLAGS AND INTERRUPTS

## INTRODUCTION

Flags and interrupts are useful interfacing techniques that find broad application in any type of computer interfacing. This Unit explores their use with 8080A-based microcomputers and provides typical hardware and software examples. Interrupt timing problems are also discussed.

## OBJECTIVES

At the completion of this unit, you will be able to do the following:

- o Define flag and give typical examples of its use.
- o Design a simple flag circuit and explain its operation.
- o Write flag servicing software for one or more flags and explain how such software is used.
- o Describe three types of interrupts.
- o Explain the use of the 8080A restart instructions, including the operation of the stack.
- o Describe the operation of the 8080A microprocessor chip's interrupt capability and all of the signals involved.
- o Design an interrupt instruction port and describe its use.
- o Describe the software used in a typical interrupt service routine.
- o Explain some of the timing problems associated with both flags and interrupts.

## WHAT IS A FLAG?

We have seen in previous units that it is fairly easy to transfer data in and out of a microcomputer using the IN and OUT instructions and some hardware. In many cases the computer will be ready for data to be input much faster than the data source can generate it. We can also have the case of an output device which may be much slower than the computer. For example, a teletypewriter can print only 10 to 30 characters per second, whereas a typical 8080A system can output a new character as fast as every 5 to 10 microseconds. Clearly, some method of synchronization is needed so that the computer responds only when an input device actually has data ready or when an output device needs more data. We need some sort of signal to indicate the state or status of our devices. This is called a *flag*.

*flag*                      Some sort of digital register or device used to indicate the state or status of a device. It can be cleared or set in response to an operation.

You have already used some flags that are internal to the 8080A microprocessor chip. These are the zero flag and the carry flag which, along with the sign, parity, and auxiliary carry flags make up the five internal 8080A flags that are useful to us in software. These flags, excluding the auxiliary carry flag, are the basis for the branching or transfer of control instructions. Note that the flags are cleared (logic 0) or set (logic 1) in response to various software instructions. This is consistent with our definition, since the software performs an *operation*, e.g., ADD, ROTATE, OR, etc. It is important to note that flags are used to detect conditions and to remember what condition has occurred.

External flags are used to indicate conditions of input/output devices and other digital systems or devices which the microcomputer must control. Listed below are some of the types of conditions which flags are used to indicate:

- o Data is available and read to be input into the microcomputer.
- o A device is ready for the next set of eight bits to be output to it.
- o An external device is busy, or it is still performing an operation.
- o An external device is ready for the next operation.
- o A limit has been exceeded.
- o A value is too low.

## FIRST EXAMPLE: INTERFACING A KEYBOARD

Let us consider a typical interfacing example and see how a flag can be used. We shall interface an 8-bit ASCII keyboard to our microcomputer by constructing an 8-bit input port. You should be able to do this based upon your experience with device decoding and three-state input ports. For additional details, see Unit Numbers 17 and 20. Our interface circuit is shown in Figure 23-1. A typical

flow chart that illustrates how you would input characters and compare them to the letter "E" is shown in Figure 23-2.




Figure 23-1. Typical keyboard input circuit based upon the use of an 8212 chip as a three-state input port.




Figure 23-2. Software flow chart for detecting the ASCII letter, "E".

When the ASCII code for the letter "E",  $305_8$ , is finally input and detected by the microcomputer, the software will output all logic 1s, or  $377_8$ , to an output port, in this case, device 001. If there are LEDs at this output port, they will all be lit when an "E" has been detected. The software needed to accomplish this is as follows:

LO memory address	Instruction byte	Mnemonic	Description
000	333	DETECT: IN	Input keyboard data from input port 005
001	005	005	Device code 005
002	376	CPI	Compare accumulator contents with the ASCII byte for the letter "E"
003	305	305	ASCII code for the letter "E"
004	302	JNZ	If the keyboard input byte is not the same as the ASCII code for the letter "E", jump to memory location DETECT; otherwise, continue to the following instruction
005	000	000	LO address byte of DETECT
006	003	003	HI address byte of DETECT
007	076	MVI A	The keyboard input bite is the ASCII letter "E". Input the following byte into the accumulator.
010	377	377	Accumulator byte
011	323	OUT	Output the contents of the accumulator to output port 001
012	001	001	Device code 001
013	166	HLT	Halt

This software will continuously input data from the keyboard even when a key is not activated (and thus no real code is present). We would prefer to sense the key closure and have the computer only input the information when the code is valid. Most keyboards provide a pulse or level that indicates when data is ready or valid. This status signal is a flag. For example, in the case of our keyboard, it is a one microsecond pulse, called VALID, which indicates that a valid code is present. We could input this pulse directly into the microcomputer and test to see if it were present, but in all likelihood the microcomputer would miss it since the pulse is so short. We need some means of stretching or holding the pulse until it can be sensed by the microcomputer. The solution is a flip-flop, which provides the means of holding the flag information. A typical flip-flop flag is shown in Figure 23-3 for both the 7474 and 7476 type flip-flops.

The VALID pulse from the keyboard is used to set the flag, which may then be sensed




Figure 23-4. Simplified circuit that demonstrates how the VALID flag from the keyboard is tested by the 8080A microcomputer.




Figure 23-5. Fluid-level detecting circuitry with an overflow indicator.




Figure 23-3. Typical flip-flops used as flags. The 7476 flip-flop is a pulse-triggered device while the 7474 flip-flop is a positive-edge-triggered device.

by the microcomputer under software control. A three-state input port is used to input the flag information to the 8080A. This is exactly the same type of input port used to input data, except that it is now called a *sense register* since it is used with individual flags. Once a specific flag has been sensed, it must be cleared so that the next key closure will again set the flag. The hardware is shown in Figure 23-4, in which the two 8212 input ports have been simplified for clarity. The device decoders are not shown (see Unit Number 17 for information on the generation of device select pulses).

#### SECOND EXAMPLE: SOLVENT LEVEL CONTROL

As a second example of the use of flags, we wish to control the level of solvent in a storage tank. An empty/full switch and a digitally controlled valve are available. The system is schematically represented in Figure 23-5. Two OUT device select pulses are used to control the valve through the use of a flip-flop, a buffer, and a solid-state relay, a technique that has been previously shown in Figure 17-8 in Unit Number 17. As a precaution, an overflow indicator has been added that outputs a logic 1 when the solvent is about ready to overflow, and a logic 0 when there is no danger of overflow. The level switch is at a logic 1 when the solvent reaches the full point, and at a logic 0 when it reaches the empty point. Since the overflow and level indicators do not change rapidly, they can be used directly as flags without flip-flops. Flip-flop flag indicators might still be used in a real environment; you should be able to show how they could be added to this system. A three-state *sense register* is still used to input these signals into the microcomputer.

Your object is to write a software program to keep the liquid between the FULL and EMPTY limits and to sense an overflow condition, which might be caused by a poor switch or valve. Consider the flow chart shown in Figure 23-6. The flags are sensed in software using two conditional jump instructions. Notice that in this flow chart example, symbolic addresses have been used. These address names or address symbols are used to simplify the programming task since actual address values do not have to be assigned *until the program is finished or assembled*.




Figure 23-6. Software flow chart for controlling the level of solvent in a storage tank.

The software for controlling the level of solvent in the tank can be written as follows:

LO memory address	Instruction byte	Mnemonic	Description
000	333	START: IN	Input flag data from device 027
001	027	027	Device code 027
002	346	ANI	Mask out bit D5, i.e., AND contents of accumulator with following mask byte
003	040	040	Mask byte
004	304	CNZ	If bit D5 is logic 1, call subroutine ALARM; otherwise, continue to next instruction
005	100	ALARM	LO address byte of subroutine ALARM



23-8

006	003	-	HI address byte of subroutine ALARM
007	333	IN	Input flag data from device 027 once again
010	027	027	Device code 027
011	017	RRC	Rotate bit D0 into the carry flag
012	332	JC	If carry bit is logic 1, the tank is full; jump to the memory location of the FULL routine. Otherwise, continue to the next instruction.
013	022	FULL	LO address byte of FULL routine
014	003	-	HI address byte of FULL routine
015	323	OUT	The tank is not full. Open the valve and let more solvent flow in.
016	016	016	Device code 016, which generates a device select pulse that opens the valve
017	303	JMP	Do it again, i.e., jump back to memory location START and execute the program once more
020	000	START	LO address byte of START
021	003	-	HI address byte of START
022	323	FULL: OUT	The tank is full. Close the valve that lets solvent flow in.
023	015	015	Device code 015, which generates a device select pulse that closes the valve
024	303	JMP	Do it again, i.e., jump back to memory location START and execute the program once more
025	000	START	LO address byte of START
026	003	-	HI address byte of START

We have assumed that the address of the ALARM subroutine is HI = 003 and LO = 100. The ALARM software might first contain a command to shut the valve, OUT 015, and then a routine to actually sound the alarm signal.

The above software is useful in understanding other aspects of flag bit manipulation. All of the bits except D5 have been masked out, or cleared, in the first AND operation, in which the overflow status is checked. This means that the flag

information must be input again when the FULL and EMPTY limits are to be checked. Such a step could be eliminated if the status data were saved in a memory location, for example, in a register or on the stack. This might be important if the six other input bits are connected to other devices and must be checked as well.

In real projects such as this, there is the possibility of errors. For example, the FULL/EMPTY switch wires may be reversed, so that in the full position the valve opened and in the empty position it shut. This could be disastrous, so the fluid level control system must be checked or simulated before it goes into actual operation. You will do this in one of the experiments. In the software example, the microcomputer is dedicated to a small loop that continuously checks the solvent tank. In a real situation, other tanks and levels would also be checked. The time to fill the tank is extremely long compared to the time in which the microcomputer can check fifty or more tanks. If, however, the microcomputer is also performing other tasks, it may not be in a position to check each tank except once every several seconds. Depending upon the other tasks assigned to it, the microcomputer may actually miss a FULL level or even an OVERFLOW condition if it takes too long to do some of these other operations.

A final point to consider is the time required to turn the valve on or off. Depending upon the size of the valve, this time may range from one second to five to ten seconds. In properly written software, the valve will be given sufficient time to turn on or off before another decision on its state is made by the microcomputer. When the solvent tank is operating near its FULL position, software should be available to prevent the valve from opening or closing unnecessarily.

#### POLLED OPERATION

The type of microcomputer operation, which we discussed above, that was used in both hardware and software for the keyboard and the solvent tank is called *polled operation*. *Polling* is defined in the following manner.

*polling*                    A periodic checking of input-output or control devices to determine their condition or status, e.g., full/empty, on/off, busy/ready, done/not done, etc.

When devices are polled, they may require servicing or they may not. In polled operation, devices are checked one after the other in sequence. When a device needs to be serviced for input or output of data or for a control application, a *software driver* is used. The software driver is a series of steps in memory that are designed to serve that particular device. For example, the software for the keyboard input and solvent tank control could be called software drivers since they cause an action to be taken at the particular device. Each input/output device generally has a software driver routine, or perhaps even a set of software drivers for various types of operations. Polled operations are generally slow and are used with slow devices such as teletypes, paper tape readers, paper tape punches, games, coin operated machines, etc. For faster response times, such as in a multi-task problem, a faster way of servicing external devices is needed. This is discussed in the sections below.

## WHAT IS AN INTERRUPT?

If you were interrupted while reading this page, you would probably finish the sentence, mark your place (perhaps mentally), and then take care of the interrupt, i.e., a phone call, meal, child, etc. After finishing with the interrupt, you would continue reading where you left off. *Computers service interrupts in much the same way!* The term, *interrupt*, can be defined as follows:

*interrupt*            In a computer, a break in the normal flow of a system or routine such that the flow can be resumed from that point at a later time.<sup>2</sup>

In a computer, interrupt operation is much more sophisticated than polled operation and has both advantages and some disadvantages in comparison to polled operation. For example, in polled operation:

- o The computer wastes time checking all possible I/O devices.
- o Devices must wait their turn. All are treated as equal, in sequence. This establishes a sequential priority, but each device must still wait its turn before being serviced.
- o Response times may be long.
- o Software and programming are generally straightforward.

In interrupt type systems:

- o The computer may be doing other things not related to the I/O devices while waiting for them to require servicing.
- o Priority can be established in software or hardware so that important devices are serviced first.
- o Response times can be fast.
- o Hardware and software can become very complex.

## TYPES OF INTERRUPTS

There are three basic interrupt modes, *single-line*, *multilevel*, and *vectored*.

*single-line*            An interrupt signal that is input to the computer on a single line and causes a well defined action to take place. Multiple devices must be ORed onto this line and a polling routine must determine which device caused the interrupt. The PDP-8 family of minicomputers uses this method.

*multilevel*            Several independent interrupt lines are provided, each of which causes a specific action. Polling is not needed unless multiple devices are ORed to one of the inputs. The Motorola 6800 microprocessor chip uses this system with two interrupt input lines.




Figure 23-7. Schematic diagrams illustrating three different types of interrupt techniques.

*vectored* Each device points, or *vectors*, the computer's control to specific software drivers for the interrupting devices. The Intel 8080A and Digital Equipment Corporation PDP-11 family of minicomputers use this technique.

Each technique is shown in Figure 23-7. In the single-line system, many devices may be added, but they must all be polled through a sense register using flag flip-flops. Servicing can be slow since a long time may be consumed in polling all of the devices in a large system. The multilevel interrupt is a mix between vector and single-line schemes. It has limitations and takes careful software management to use it effectively. The vectored interrupt will be discussed in detail below.

#### RESTART: RST X

In this Unit, we will be mainly concerned with the vectored interrupt techniques that are used on the 8080A microprocessor chip. This type of interrupt permits us to provide not only an interrupt pulse, but also an instruction to the microprocessor to tell it what to do. In simple 8080A systems, a single-byte instruction can be forced into the computer when it is interrupted. While rotate, increment, and other single-byte instructions might be useful in some applications, *restart* instructions, *i.e.*, single-byte subroutine call instructions, are much more useful and flexible.

The usual 8080A call instructions, both conditional and unconditional, each specify a sixteen bit address in the second (LO) and third (HI) instruction bytes. How can there be a single byte subroutine call? The answer is that *restart* instructions call subroutines at predefined addresses. These instructions are listed below,

307	RST 0	Call subroutine at HI = 000 <sub>8</sub> and LO = 000 <sub>8</sub>
317	RST 1	Call subroutine at HI = 000 <sub>8</sub> and LO = 010 <sub>8</sub>
327	RST 2	Call subroutine at HI = 000 <sub>8</sub> and LO = 020 <sub>8</sub>
337	RST 3	Call subroutine at HI = 000 <sub>8</sub> and LO = 030 <sub>8</sub>
347	RST 4	Call subroutine at HI = 000 <sub>8</sub> and LO = 040 <sub>8</sub>
357	RST 5	Call subroutine at HI = 000 <sub>8</sub> and LO = 050 <sub>8</sub>
367	RST 6	Call subroutine at HI = 000 <sub>8</sub> and LO = 060 <sub>8</sub>
377	RST 7	Call subroutine at HI = 000 <sub>8</sub> and LO = 070 <sub>8</sub>

and can be summarized as follows:

3X7	RST X	Call subroutine at HI = 000 <sub>8</sub> and LO = 0X0 <sub>8</sub>
-----	-------	--

The subroutine locations, HI = 000<sub>8</sub> and LO = 0X0<sub>8</sub>, are preset in the 8080A chips and cannot be changed. There are other ways around this limitation if you wish to use other locations for interrupt software.

The *restart* instruction 3X7 is "jammed" into the 8080A chip only during an interrupt. As with other inputs such as memory read and accumulator I/O input, the data for the RST X instruction byte must be gated onto the 8080A bus at the proper time. An additional signal, *interrupt acknowledge* (INTA or IACK), is provided to synchronize the input of the single-byte instruction. The interrupt acknowledge signal is used to strobe the instruction byte onto the data bus and into the 8080A chip. The instruction byte goes directly to the *instruction register* and not to any of the general purpose registers. The interrupt signal flow is shown schematically in Figure 23-8. A standard three-state input port




Figure 23-8. Interrupt signal flow for a typical 8080A-based microcomputer. The eight-bit instruction is gated onto the data bus by INTA.

constructed from chips such as the 8212 buffer/latch or the DM8095 (74365) is used to input the interrupt instruction, using INTA rather than IN 006 or some other input device select pulse as the strobe or enable pulse.

#### ENABLE AND DISABLE INTERRUPT: EI AND DI

The 8080A and other microprocessor chips have a very useful feature: the CPU has the ability to make itself immune to external interrupt requests. We may turn the interrupt on to allow them to be accepted, or we may turn it off and ignore them. There are times when we do not want the interrupt to be used at all. When the 8080A is started or reset, it turns the interrupt off. It is the responsibility of the programmer to enable the interrupt if the 8080A chip is to accept and service interrupts. This is done with a software instruction, *enable interrupt*, or EI. We can also perform the complementary operation, *disable interrupt*, or DI.

- |     |    |  |
|-----|----|--|
| 373 | EI | Enable the interrupt system and accept interrupts <u>after</u> execution of the <u>next</u> instruction. |
| 363 | DI | Disable the interrupt system and reject further interrupts. This takes place immediately.                |

The interrupt capability can be enabled only under software control. Actually, we can think of the enable/disable process as an internal 8080A flag process. If

the flag is enabled, interrupts are gated through to the 8080A chip's control section. When the flag is disabled, interrupts are blocked.

The interrupt input goes to another internal 8080A flag that can remember one interrupt event, or that can be triggered even if the interrupt is disabled. A third control output, the *interrupt enable* (INTE), which is pin 16 on the 8080A chip, may be used to indicate to external devices and interfaces that the interrupt is enabled (logic 1) or disabled (logic 0). The interrupt is always disabled after accepting an interrupt from an external device.

### THIRD EXAMPLE: INTERRUPT-DRIVEN KEYBOARD INTERFACE

Let us take another look at the keyboard interface to see how an interrupt can be used in place of a flag. In some applications, for example, where the keyboard and a large number of other I/O devices are connected to a computer, it may take a long time for the computer to get back and poll the keyboard. Characters may be missed or ignored if the software is not carefully written. The solution to this problem is the interrupt, which provides almost immediate servicing for external devices. To successfully use the interrupt, we need to connect the keyboard's VALID output pulse to the 8080A chip's interrupt input at pin 14. The VALID output is a positive pulse, as required by the 8080A chip, so no inversion or buffering is required. We also need to provide the restart instruction byte, in this case, RST 5, which has an instruction code of 35H. This instruction byte is sent directly to the 8080A chip's instruction register when the interrupt is acknowledged. With the aid of an 8212 buffer/latch chip, we can hardwire this instruction byte at an *interrupt instruction register* or *interrupt instruction port*, as shown in Figure 23-9.

Let us now quickly review the operation of an interrupt. First, the interrupt flag must be enabled within the 8080A chip using the software instruction, EI. Next, an external signal causes an interrupt and the 8080A acknowledges it by generating the interrupt acknowledge signal,  $\overline{INTA}$ , which is used to gate a single-byte restart instruction into the 8080A's instruction register. We use a restart instruction, specifically RST 5, to call the service subroutine at HI = 00H and LO = 05H, the memory location where software for the keyboard input starts.

The keyboard interrupt acts to insert the keyboard input driver routine into the normal software flow. A typical example of how this occurs is shown below.

LO memory address	Instruction byte	Mnemonic	Description
000	06H	LXI SP	Load stack pointer with following two bytes
001	00H	00H	LO stack pointer byte
002	04H	04H	HI stack pointer byte
003	35H	EI	Enable interrupt
004	---	MAIN TASK	These steps comprise the MAIN TASK of the program
005	---		

...	...	...	
050	333	IN	Input keyboard data from input port 005
051	005	005	Device code 005
052	---	<div style="border: 1px solid black; padding: 5px; text-align: center;">           OTHER            INTERRUPT            SERVICE            SOFTWARE         </div>	
053	---		
...	...		
...	...		
---	311	RET	Return from subroutine




Figure 23-9. Simplified vector interrupt circuit for the ASCII character keyboard. If there are other interrupting devices in the system, a NAND gate must be used prior to the INT input on the 8080A chip.



Why have the LXI SP and RET instructions been included? Remember that the restart instructions are single-byte call instructions that call subroutines at specific addresses. Thus, when such instructions are used, *return addresses* or *linking addresses* will still be stored on the stack upon their execution.

While the restart instructions are very useful for interrupts, they are still valid 8080A instructions for normal program use. If you wish to employ a subroutine at one of the vector addresses, HI = 000 and LO = 0X0, use a restart instruction to call it. The above program will work if you try it, but it will not respond to more than the first key closure or interrupt. Why only a single key closure? The reason is that whenever the 8080A's interrupt flag is enabled and it accepts an interrupt, the interrupt flag becomes immediately disabled from accepting further interrupts. This protects the interrupting device's software task from being re-interrupted immediately. The 8080A chip will not accept further interrupts until the interrupt flag is re-enabled with an interrupt enable, or EI, instruction. In the keyboard example, there is no enable interrupt instruction in MAIN TASK or in the keyboard subroutine, so the flag cannot be re-enabled.

To re-enable the interrupt flag, an enable interrupt instruction should be placed immediately before the RET instruction byte. Further interrupts are not accepted until the next software instruction after the EI instruction, *i.e.*, the RET instruction, is executed. Thus, program control can at least return to MAIN TASK before the 8080A accepts another interrupt. Why is this important? If an interrupting device could interrupt immediately after the EI instruction, the 8080A chip would accept the interrupt and the return instruction would not be executed. If the 8080A chip allowed this to happen many times, it is possible that the stack would fill with return addresses (since they would not be popped off the stack and used by the return instructions). This is why it is important that interrupts be accepted only after execution of the next following software instruction after EI. The execution of the return allows us to "clean out" the stack after an interrupt subroutine is finished.

We treat our vector subroutines as if they were normal subroutines, *i.e.*, PUSH and POP instructions may be used to store and retrieve register data. A typical interrupt subroutine would appear as shown in Figure 23-10. Since there are only




Figure 23-10. A typical interrupt service subroutine. The first instructions, the PUSH instructions, save the microcomputer status. Near the end of the subroutine, the microcomputer status is popped back into the internal registers.

eight locations between the keyboard vector address, 050, and the next vector address, 060, how can all this software be used? If 060 is used as a vector address for another device, we certainly have a problem! We can circumvent the problem simply by placing a three-byte JMP instruction in locations 050, 051, and 052 that transfers program control to an area in memory where there is more room for the software. The penalty that we pay for doing this is a time delay of 10 clock states, *i.e.*, 5 microseconds for a 2MHz microcomputer and 13.33 microseconds for a 750 kHz microcomputer. The RET instruction at the end of the service routine still returns program control to the point where the MAIN TASK was interrupted and the RST 5 instruction executed, as indicated schematically in Figure 23-11.

We could have made things considerably more complicated by including deferred interrupts and priority interrupts, but these become complex subjects that are beyond the scope of our simple keyboard example.




Figure 23-11. Relationship between MAIN TASK, the vector subroutine jump, and the keyboard service software, which is located elsewhere in memory.

## PRIORITY INTERRUPTS

*Priority interrupts* are interrupts that are ordered in importance so that some interrupting devices take precedence over others. When a number of interrupts occur at the same time, or when this possibility exists, we need some method to determine which device should be serviced first. A priority must be established. The easiest way to do so is to poll the interrupting devices and, with the aid of software, determine which devices should be serviced and in what order. In the circuit shown in Figure 23-12, three interrupts are shown for clarity, but others could easily be added. An interrupt occurs whenever one of the flag flip-flops is set by a pulse applied at its clock input. When the interrupt occurs, the 8080A chip generates an INTA pulse and inputs the restart instruction code, 357, that is pre-wired at the 8212 interrupt instruction port. The 357 instruction causes a vector to the memory address HI = 000 and LO = 050, where the software for polling the interrupting devices starts. The vectoring and restart instructions should be well understood at this point. We will now discuss the polling routine, which is listed below.

LO memory address	Instruction byte	Mnemonic	Description
050	333	POLL: IN	Input status bits
051	057	057	Device code 057, for the sense register
052	057	CMA	Complement the status bits in the accumulator (1 → 0 and 0 → 1)
053	346	ANI	Mask out all bits except bits D0, D1, and D2
054	007	007	Mask byte
055	037	RAR	Rotate bit D0 into the carry flag
056	332	JC	If carry flag is at logic 1, jump to the cassette service routine CASSVC
057	100	CASSVC	LO address byte of CASSVC
060	003	-	HI address byte of CASSVC
061	037	RAR	Rotate original input bit D1 into the carry flag
062	332	JC	If carry flag is at logic 1, jump to the keyboard service routine KBRD
063	200	KBRD	LO address byte of KBRD
064	003	-	HI address byte of KBRD
065	037	RAR	Rotate original input bit D2 into the carry flag
066	332	JC	If carry flag is at logic 1, jump to the one-hour clock service routine CLOCK




Figure 23-12. Polled interrupt circuit that consists of three interrupt devices and a vector RST input.

067	300	CLOCK	LO address byte of CLOCK
070	003	-	HI address byte of CLOCK
071	166	HLT	Halt. If you got to this point, the program was interrupted, but it was not by one of the above three devices.

Each flag bit is input as a logic 1 if service is not needed and as a logic 0 if service is needed. The three-input NAND gate provides a logic 1 to the 8080A microcomputer when any device generates an interrupt; this logic state is input to pin 14 on the 8080A chip. Our priority is set up so that the cassette is highest (high speed device), the keyboard next (low speed device), and the one-hour clock last (extremely slow device). As input data to the accumulator, we would rather have a logic 1 if service is needed and a logic 0 if service is not needed. Our first program step would therefore be to invert, or complement, the input flag data with the use of a CMA instruction at LO = 052. This simple program step illustrates how easy it is to invert accumulator data and how easy it is to eliminate three 7404 inverters or else eliminate the need to re-wire the hardware so that the Q output, rather than the  $\bar{Q}$  output, is input to the 7410 gate.

After the CMA instruction, we mask out all other device bits except bits D0, D1, and D2. We then proceed to rotate these bits into the carry flag and to test them for a logic 1 state, which indicates that a specific device has generated an interrupt. Each service routine—CASSVC, KBRD, and CLOCK—is very similar to the interrupt service routine shown in Figure 23-10, and ends with enable interrupt, EI, and return, RET, instructions.

Some additional comments about the polling routine are in order. Although the polling routine runs through vector addresses 060 and 070, in this case it is not an error since we have no other interrupts that use them. We would probably start our polling routine with a PUSH PSW instruction, since we *do not know for what purpose MAIN TASK used the accumulator and flags when it was interrupted*. If we used PUSH PSW, each service routine would require a POP PSW immediately before the enable interrupt instruction. The first thing that we would do in each *service routine* is to clear the flag associated with the interrupting device. OUT instructions work well to generate pulses that clear the flip-flops, as shown in Figure 23-12. Thus, an OUT 011 instruction clears the cassette flag, an OUT 012 clears the keyboard flag, and an OUT 013 clears the one-hour clock flag. Other polling software schemes and other bit testing methods work equally well; the one given above is simple and effective.

The one-hour clock raises an important question, Why would you build an external one-hour hardware clock when software can do it under 50 bytes? The answer depends on how you use your microcomputer. If the microcomputer can just sit and perform the one-hour software loop, or if you are using interrupts and can tolerate error, you employ software. If you need an exact time and are using interrupts, you employ hardware. How do you reach this decision? When you use interrupts, you interject additional software into the MAIN TASK program flow. This all takes time since not only must the software check the interrupting device, but it must also service it. If you interrupt the one-hour software routine five times with a device service routine that takes two minutes to execute, you have really taken a total of one hour and ten minutes to reach your goal, *i.e.*, the one-hour software operations are suspended when you interrupt and perform another task. Real time marches on while the software time is suspended. The one-hour external clock could be called a *real-time clock*, since it keeps real time, not computer software time!

## HARDWARE PRIORITY INTERRUPTS

Besides polled interrupts, interrupts may be also assigned a priority using hardware. This type of priority interrupt is important whenever a number of interrupting devices, all requiring fast service, are connected to a microcomputer. Each device generates its own restart instruction, RST X, which when input causes an immediate vector to memory location HI = 000 and LO = 0X0. Priority is assigned through the use of a 74148 priority encoder chip, which accepts up to eight flag inputs, each at logic 0 if an interrupt condition exists for each device, and outputs the three-bit binary code for the highest numbered input that is at logic 0. A truth table and chip diagram are shown in Figure 23-13. The 74148 chip is used in conjunction with a regular interrupt instruction port in priority interrupt hardware, as is shown in Figure 23-14.




Figure 23-13. Pin configuration and truth table for the 74148 8-line-to-3-line priority encoder chip.

If simultaneous interrupt requests are generated by device 5 and device 7, device 7 has the highest priority and the 74148 chip and inverters in Figure 23-14 supply a "7" for the 3X7 instruction. This vectors the microcomputer to memory location HI = 000 and LO = 070. While we have a RST 0 vector available, we do not often use it since its only effect is to reset the program counter and start the MAIN TASK program again.

The necessary flags and flag setting or clearing lines are not shown in Figure 23-14 for clarity. Keep in mind, however, that a flag should be used for each interrupting device. Additional hardware refinements could be added to the circuit to make it more efficient and effective. These would include an additional decoder to generate the flag clearing pulse without the need for an OUT instruction, and a mask register so that various devices could be masked on or off in external hardware. Such additions are shown in Figure 23-15, which is a very sophisticated priority interrupt scheme that allows great flexibility in the use of vectored interrupts with an 8080A-based microcomputer.

In writing software, you must decide which devices are to be allowed interrupts and which are not. A mask bit pattern is developed in which devices that are allowed to interrupt are assigned a logic 1 and devices that are not allowed to interrupt are assigned a logic 0. The 8-bit mask pattern is placed in the accumulator and output to the two 7475 latches in Figure 23-15. Bit position D7 corresponds to interrupt device 7, which has the highest priority and causes a




Figure 23-14. Hardware priority interrupt circuit that generates eight different vector restart instructions, RST X, that have the priority  $7 > 6 > 5 > 4 > 3 > 2 > 1 > 0$ .

vector to memory address HI = 000 and LO = 070. Active devices that are masked off use a sense register input to request service; the mask can be changed under software control to achieve great flexibility in the use of interrupts.

In Figure 23-15, interrupt requests are gated with OR gates (one is shown) and non-masked interrupt requests are passed through to the 74100 latch. Whenever the interrupt enabled output, INTE, from the 8080A chip indicates that interrupts will be accepted, the 74100 is "open" and passes interrupt requests through to the 74148 priority encoder. The priority encoder and interrupt instruction port have been discussed previously. When the interrupt is received, the 8080A chip disables its internal interrupt enable flip-flop and the INTE output goes to logic 0, thus "closing" the 74100 latch and latching any interrupt requests present at the inputs. The INTA control signal not only inputs the RST X instruction, it also pulses the 7442 decoder in Figure 23-15 to generate an interrupt flag clear pulse, which is routed back to the individual interrupt request flip-flop associated with the interrupting device. Many other interrupt schemes may be used, including the Intel 8214 interrupt controller chip and the 8259 programmable interrupt controller chip. Finally, keep in mind that interrupts, while permitting fast response to external events or demands for service, also can present problems.





## INTERRUPT SOFTWARE

Let us now consider the software necessary to serve some of our interrupt needs. Assume that we have only two devices, device 7, which has the highest priority, and a low priority device, device 2. Each has its own restart instruction that causes a vector to 000 070 or 000 020, respectively. We will further assume that the high priority device interrupts on a regular basis and that it is quickly serviced with its software service routine. Device 2, the low priority device, interrupts on an irregular schedule and takes some time to service. Perhaps device 2 is another microcomputer that is dumping blocks of data. When not interrupted by these devices, the microcomputer will always be running the MAIN TASK software. Finally, we will assume that MAIN TASK initially assigns a stack pointer through the LXI SP <B2> <B3> instruction and also enables the interrupt flag.

Since our interrupts can occur at any time, we need both PUSH and POP instructions in the interrupt service routines, an example of which has been previously given in Figure 23-10. These instructions will save and restore any registers that are altered in the service routines.

The execution of the software can be graphically represented by a *time line*, as shown in Figure 23-16. Notice that the HIGH priority device has interrupted MAIN TASK four times and that the LOW priority device has interrupted only once. The HIGH priority device interrupts on a regular basis, as shown by the spacing on the MAIN TASK time line. The heavy line indicates when the interrupt is enabled. The actual time line is deceptive since only the time spent in MAIN TASK is shown. It is more correct to show the real time spent in both MAIN TASK and in the subroutines, as we have done in Figure 23-17.

In Figure 23-17, the MAIN TASK starts operating and is then interrupted by the HIGH priority device. After executing the HIGH priority device service subroutine, control is returned to MAIN TASK, which is interrupted by the LOW priority device later on the time line. Control is eventually returned to MAIN TASK, which is then interrupted at repeated intervals by the HIGH priority device. *Note that it takes considerably longer to reach the point # in MAIN TASK when we keep interrupting it.* During a critical timing period, this could be disastrous if we are relying upon software timing loops.

Since the HIGH priority device interrupts on a regular basis, it probably tried to interrupt during the time that the microcomputer was working on the interrupt service software for the LOW priority device. If HIGH has higher priority, why couldn't it interrupt the LOW device software? The answer is obvious: *the interrupt flag was not enabled during the execution of the LOW priority device service subroutine.* Our first attempt at writing the interrupt service software did not take this possibility into account. Data or signals from the HIGH device were lost during this time. To solve this problem, we can correct our software by placing the enable interrupt instruction at the start of the LOW priority interrupt service subroutine rather than at the end. We can also design hardware to store data or signals associated with a missed interrupt.

By moving the enable interrupt instruction, EI, to the beginning of the LOW priority device service subroutine, we may encounter a new problem: a chopped-up LOW priority device software flow, as illustrated in Figure 23-18. To emphasize the point, we have assumed that the HIGH priority device interrupts the LOW priority device service software twice, thus chopping the LOW software into three pieces. With the LOW priority device software so split up, we must inquire whether




Figure 23-16. Program execution time line for MAIN TASK. Interrupts by the HIGH and LOW priority devices are denoted by the symbols, \* and Δ, respectively.




Figure 23-17. Program execution time line for MAIN TASK and both the LOW and HIGH priority device service subroutines.




Figure 23-18. Program execution time line that demonstrates the interrupting of an interrupt service routine. The LOW interrupt software is interrupted twice by the HIGH priority device.

we are able to complete the LOW software *before the LOW priority device generates a new interrupt*. It is entirely possible for the LOW priority device to interrupt the microcomputer while it is still trying to service the last interrupt request from the LOW device. While the interrupt response is fast, the actual execution time may be much slower than the time required for a single pass through the interrupt service software. This is because we can interrupt our interrupts. Such considerations should give you a good idea of the care needed when using priority interrupts. It is very easy for a microcomputer to become *interrupt bound*, i.e., it spends all of its time checking and servicing interrupts and has no time left for its MAIN TASK software.

In our software, we may wish to prevent interrupts from taking place because of sensitive timing software or complex time-dependent tasks or calculations. The disable interrupt instruction allows the microcomputer to operate under such conditions, insensitive to external interrupts. In our previous example, we could have included such a section in MAIN TASK when we needed to be immune from interrupts. We can always disable the interrupt flag and later re-enable it when we have completed a sensitive task. However, during the time that the interrupt flag is disabled, *we may lose signals or data that an interrupting device may need to input into the microcomputer*. Such a situation is represented in Figure 23-19. Unless we provide some type of complex hardware back-up, such data is lost! We do not know exactly when an external device may interrupt MAIN TASK. Therefore, we cannot be sure that such an interrupt will not be during the period when the interrupt flag is disabled. How do we circumvent this problem? It is not easy to do so, which is another reason why we must use a great deal of caution when we use interrupts.

Another type of interrupt which may be of interest, although not generally used with an 8080A microcomputer, is a *time-oriented interrupt*. Only one interrupt is used, a clock. The clock interrupts every 10 milliseconds, or other reasonable period of time. When interrupted, the microcomputer uses a look-up table to determine which devices to check to see if they need service. Some devices are always checked, while other slower devices might be checked once every one thousand times the clock interrupt occurs. This is a good alternative interrupt technique, but it requires considerable amounts of software to work well.

The newer 8080A-type microprocessor chips allow multi-byte instructions to be input during an interrupt, so that a complete three-instruction-byte call or jump could be inserted, thus doing away with the vector locations and providing much greater flexibility in both hardware and software. The key to multi-byte "jammed" instructions is the 8228 controller chip, which has the capability to generate three INTA control signals in succession in response to an interrupt request. These three signals are used by hardware to successively jam the three instruction bytes of a call or jump instruction. The Intel 8259 programmable interrupt controller chip operates in conjunction with the 8228 chip to allow you to perform direct calls to interrupt service subroutines. If your 8080A-based microcomputer does not contain an 8228 chip, you will not be able to use the 8259, which is a complex device that is not for the beginner.

Some final notes of caution. Interrupts are difficult to debug. They can occur at almost any time, i.e., they occur asynchronously. Typical software debugging programs are not of much help. Special diagnostic software may need to be written to test interrupts in a specific application. When considering interrupts, try all other methods before settling on them. The time trying other methods will usually be well spent.




Figure 23-19. Program execution time line that demonstrates the use of DI and EI instructions to permit a critical task to be performed in MAIN TASK. In this case, however, an interrupt is missed or delayed while the critical task is being executed. It is quite possible for data to be lost for the missed interrupt unless external hardware is provided for such a situation.

## INTRODUCTION TO THE EXPERIMENTS

The following experiments illustrate the use of flags and interrupts.

Experiment No.	Comments
1	A simple flag. Demonstrates the operation of a simple external flag circuit constructed from a 7474 flip-flop and an 8095 (74365) three-state input buffer.
2	Flag response time. Illustrates the response of software to flags when the microcomputer has other tasks to perform.
3	Non-Ideal Flags: Interfacing a Mechanical Switch. Illustrates the operation of an external flag circuit that is connected to a single-pole single-throw (SPST) switch, a non-ideal mechanical device.
4	Keyboard characteristics of the MMD-1 microcomputer. Demonstrates how to use the keyboard flag, bit D7, to signal that a key is pressed and data is ready to be input into the microcomputer.
5	Simulation of tank liquid level sensing. Implements the hardware and software necessary to simulate the liquid level sensing example discussed in the text.
6	Restart instructions. Illustrates the software characteristics of the 8080A restart instructions, RST X.
7	A simple interrupt instruction register. Illustrates the behavior of an instruction register constructed from an 8212 buffer/latch chip.
8	Jamming a restart instruction. Demonstrates the consequences of jamming a restart instruction into the 8212 instruction register wired in Experiment No. 7.
9	Interrupt response time. Illustrates the response of an 8080 system to interrupts when the microcomputer has other tasks to perform.
10	Simple priority interrupts. Illustrates the implementation of a simple priority interrupt scheme that includes both a low priority device and a high priority device.
11	Priority interrupt timing. Illustrates the timing relationships between HIGH and LOW priority devices and how the priority is assigned.
12	Simultaneous interrupts. Illustrates the operation of simultaneous interrupts.


## EXPERIMENT NO. 1

## A SIMPLE FLAG


## PURPOSE

The purpose of this experiment is to demonstrate the operation of a simple external flag.

## PIN CONFIGURATIONS OF INTEGRATED CIRCUIT CHIPS



## SCHEMATIC DIAGRAM OF CIRCUIT





## PROGRAM

Memory address	Instruction byte	Mnemonic	Comments
003 000	227	SUB A	/Clear A register (accumulator)
003 001	107	MOV B,A	/Move A to B
003 002	323	OUT	/Output contents of A to
003 003	002	002	/output port 002
003 004	333	INPUT, IN	/Input data to A from
003 005	005	005	/input port 005
003 006	037	RAR	/Rotate bit D0 to carry flag
003 007	322	JNC	/Is CARRY = 0? If yes, jump to
003 010	004	INPUT	/HI = 003 and LO = 004. If no,
003 011	003	Ø	/continue to next instruction.
003 012	323	OUT	/No, so output a device select pulse to
003 013	004	004	/output port 004
003 014	170	MOV A,B	/Move B to A
003 015	074	INR A	/Increment A
003 016	107	MOV B,A	/Mov A to B
003 017	323	OUT	/Output contents of A to
003 020	002	002	/output port 002
003 021	303	JMP	/Jump back to INPUT at
003 022	004	FLAG	/LO = 004 and
003 023	003	Ø	/HI = 003

## STEP 1

Wire the digital circuit shown above. Make certain that +5 Volts and ground connections are made to all chips and to the power busses on the SK-10 breadboarding socket.

## STEP 2

Enter the program into read/write memory starting at HI = 003 and LO = 000. Observe that the program format is different from that used in the text in this Unit as well as in earlier units. This is the type of output that you would obtain from a commercial 8080A resident assembler such as the one available from Tychon, Inc. The HI octal address bytes, 003, have been deleted to simplify the listing. We will continue to use this output format in the following experiments so that you will get used to it. Note the use of the *delimiter*, /, which is a character that indicates the beginning of a comment.

The program will input the flag bit that we have wired, test the flag bit D0 to determine if it is a logic 1, and then increment the A register and output the data to output port 002.

## STEP 3

Execute the program. What do you observe at output port 002?

The output port reading is 000, i.e., all eight LEDs are unlit.

## STEP 4

Now depress and release the pulser. What changes do you observe at output port 002? Repeatedly press and release the pulser. What happens?

The first pulser clock pulse increments output port 002 by 1 so that the reading becomes 001. Additional clock pulses from the pulser continue to increment the output port.

## STEP 5

If you make a mistake in wiring the circuit and wire the  $\bar{Q}$  output (pin 6) of the 7474 flip-flop to the 74365 chip, will the program operate correctly? Change the 7474 output connection to  $\bar{Q}$  at pin 6 and execute the program once more. What do you observe? Why?

With  $\bar{Q}$  input into the microcomputer, we observed that all the lights on output port 002 appeared to be on. The reason is that the program detected that bit D0 was continuously at logic 1. Owing to the nature of the program, the contents of register A were continuously incremented and output to port 002.

## STEP 6

Could you change the software to account for the error in wiring? If so, what changes would you make? Make these changes and execute the program once again. What do you observe?

To eliminate the effect of the error in wiring, the JNC instruction at 003 007 can be changed to a JC instruction, 332. When this change is made, the circuit and program no behave as described in Step 4.

*Return the hardware and software to their original forms and continue to the next experiment.*

## EXPERIMENT NO. 2

### FLAG RESPONSE TIME

#### PURPOSE

The purpose of this experiment is to investigate the response of software to flags when the microcomputer has other tasks to perform.

#### SCHEMATIC DIAGRAM OF CIRCUIT

The circuit is identical to that given in Experiment No. 1.

#### PROGRAM

Memory address	Instruction byte	Mnemonic	Comments
003 000	.		
.	.		
.	.		
.	.		
<i>These program steps are the same as those given in Experiment No. 1.</i>			
003 021	016	MVI C	/Load register C with the
003 022	001	001	/data byte 001
003 023	315	REPEAT, CALL	/Call the KEX time delay subroutine,
003 024	277	TIMEOUT	/TIMEOUT at LO = 277 and
003 025	000	Ø	/HI = 000
003 026	015	DCR C	/Decrement register C
003 027	302	JNZ	/Is register C = 000? If not, jump
003 030	023	REPEAT	/to REPEAT at LO = 023 and
003 031	003	Ø	/HI = 003. Otherwise, continue.
003 032	303	JMP	/Yes, register C = 000. Jump back to
003 033	004	INPUT	/INPUT at LO = 004 and
003 034	003	Ø	/HI = 003

#### STEP 1

The hardware and software from the previous experiment will be used in this one. Some additional software steps have been added above to keep the microcomputer busy for varying periods of time. The 10 millisecond KEX time delay subroutine at 000 277 is used. A listing of TIMEOUT is provided at the end of this experiment.

In this experiment, we use the KEX stack area to save the return address for the CALL instruction. If you are not using KEX on an MMD-1 microcomputer, you will have to first establish a stack area. Use the LXI SP instruction to do so.

Load the above program steps in read/write memory starting at 003 021.

## STEP 2

Start execution of the program at 003 000. Press and release the pulser several times. Do you observe any difference between this experiment and the previous experiment, where the count incremented for each pulser clock pulse?

We observed no difference.

## STEP 3

The added software slows down the microcomputer by providing a 10 millisecond time delay routine to execute. By setting register C to another value, you will cause the microcomputer to execute the time delay routine many more times, thus slowing down the overall software loop even more.

Enter the following timing bytes one at a time into the program at memory location 003 022 and execute the program in each case. Test the influence of each timing byte by (a) applying several clock pulses from the pulser slowly, and (b) applying ten clock pulses from the pulser as fast as you can. Enter the number of counts that you observe in the table below.

Octal timing byte	Time delay	Normal	Ten fast pulses
012	100 ms		
024	200 ms		
062	500 ms		
144	1 s		
310	2 s		

When we applied clock pulses slowly to the flag, we observed normal behavior, i.e., the output port incremented once for each clock pulse. However, when we applied ten fast actuations of the pulser, we observed only five counted pulses with the 500 ms delay, three counted pulses with the 1 second delay, and only two counted pulses with the 2 second delay.

## STEP 4

What do the results in Step 3 indicate about the use of flags when the microcomputer has other time-consuming tasks to perform?

Events or data may be lost since they are not sensed by the microcomputer when it is performing some other task.

*Save your hardware and software for the following experiment.*

## LISTING OF SUBROUTINE TIMEOUT

Memory address	Instruction byte	Mnemonic	Comments
000 277	365	TIMEOUT, PUSH PSW	/Save accumulator and flags
000 300	325	PUSH D	/Save register pair D
000 301	021	LXI D	/Load D and E with value to be
000 302	046		/decremented
000 303	001	000	
000 304	033	MORE, DCX D	/Decrement register pair D
000 305	172	MOV A,D	/Move D to A
000 306	263	ORA E	/OR E with A
000 307	302	JNZ	/Is register A = 000? If not, jump
000 310	304	MORE	/to MORE at LO = 304 and
000 311	000	Ø	/HI = 000. Otherwise, continue to /next instruction.
000 312	321	POP D	/Restore register pair D
000 313	361	POP PSW	/Restore accumulator and flags
000 314	311	RET	/Return from subroutine TIMEOUT

With an 8080A-based microcomputer operating at 750 kHz, this time delay routine will generate a delay of 10.0 milliseconds.

## EXPERIMENT NO. 3


## NON-IDEAL FLAGS: INTERFACING A MECHANICAL SWITCH

## PURPOSE

The purpose of this experiment is to investigate the operation of an external flag circuit that is connected to a single-pole single-throw (SPST) switch, a non-ideal mechanical device.

## SCHEMATIC DIAGRAM OF CIRCUIT

The circuit is identical to that given in Experiment No. 1 except for the pulser input to the 7474 flip-flop. In place of the pulser, use a single-pole single-throw (SPST) mechanical switch wired as follows:



## PROGRAM

The program is identical to that given in Experiment No. 1. Make certain that the final jump instruction reads as follows:

```

003 021      303      JMP      /Jump back to INPUT at
003 022      004      INPUT    /LO = 004 and
003 023      003      Ø        /HI = 003
  
```

## STEP 1

The hardware and software from previous experiments will be used in this experiment as well. If they are not already set up, wire the circuit shown in Experiment No. 1. In place of the pulser, wire the SPST switch circuit shown above or else use a logic switch on the LR-2 or LR-25 Outboards.


## STEP 2

The software used in this experiment is identical to that given in Experiment No. 1. Make certain that it is correctly loaded into read/write memory.

## STEP 3

Execute the microcomputer program and actuate the single-pole single-throw (SPST) non-ideal mechanical switch (or equivalent wire circuit). Inspect the output at output port 000. Do you observe a single count, as in Experiment No. 1, or many counts? Why?

We observed many counts. This indicates that our SPDT switch is not an "ideal" switch, as is a "debounced" pulser. The difference between the two switches can be depicted as follows:



We observed many counts because the 7474 flag sensed each "bounce", or almost every one, as an individual switch closure.

## STEP 4

Actuate the SPDT switch ten times and observe the total number of counts. Repeat this process several times, being sure to restart the microcomputer before each trial. Summarize your results in the table below beside our results. Note that the number of counts is expressed in octal rather than decimal.

Trial	Our results	Your results
1	62	
2	36	
3	67	
4	70	
5	160	

It is likely that the microcomputer loop was not fast enough to detect all the bounces of your imperfect mechanical switch, and the bounces are non-reproducible. While the bounces can be eliminated with hardware, as was done in the first experiment, they can also be eliminated using software. The following experiment investigates the keyboard interface and demonstrates how you use the KEX software to "filter out" the bounces.

## EXPERIMENT NO. 4

## KEYBOARD CHARACTERISTICS OF THE MMD-1 MICROCOMPUTER

## PURPOSE

The purpose of this experiment is to demonstrate how to use the keyboard flag, bit D7, to signal that a key is pressed and data is ready to be input into the 8080A microcomputer.

## PROGRAM NO. 1

Memory address	Instruction byte	Mnemonic	Comments
003 100	333	INPUT, IN	/Input keyboard data from
003 101	000	000	/input port 000
003 102	027	RAL	/Rotate bit D7 into carry flag
003 103	322	JNC	/If CARRY is logic 0, jump to
003 104	100	INPUT	/INPUT at LO = 100 and
003 105	003	Ø	/HI = 003. Otherwise, continue to /next instruction.
003 106	037	RAR	/If CARRY is logic 1, rotate data /back and
003 107	323	OUT	/Output data to
003 110	002	002	/output port 002
003 111	303	JMP	/Jump back to INPUT at
003 112	100	INPUT	/LO = 100 and
003 113	003	Ø	/HI = 003 and do it again.

## PROGRAM NO. 2

Memory address	Instruction byte	Mnemonic	Comments
003 200	315	START, CALL	/Call keyboard subroutine KBRD at
003 201	315	KBRD	/LO = 315 and
003 202	000	Ø	/HI = 000
003 203	323	OUT	/Output the keyboard data to
003 204	002	002	/output port 002
003 205	303	JMP	/Jump back to START at
003 206	200	START	/LO = 200 and
003 207	003	Ø	/HI = 003 and do it again



23-40

### STEP 1

This experiment does not require an external interface circuit. You use the MMD-1 keyboard to generate the flag bit and keyboard data. Load program No. 1 into read/write memory starting at HI = 003 and LO = 100. Which bit in the accumulator will you use to signal the 8080A chip that a key is pressed?

You will use the keyboard flag, bit D7, to signal the 8080A that a key is pressed and data is ready to be input.

### STEP 2

Execute the program and note the four least significant bits at output port 002. Press each keyboard key in turn and list the 4-bit code that you observe under the "Step 2" heading. Do you observe a match between your code and the expected code?

Key	Expected code	Your code	
		Step 2	Step 3
0	0000		
1	0001		
2	0010		
3	0011		
4	0100		
5	0101		
6	0110		
7	0111		
H	1100		
L	1101		
G	1011		
S	1000		
A	1110		
B	1111		
C	1010		

We observed a match between our code for Step 2 and the expected code.

### STEP 3

If your codes did not match our expected code, you may wish to use the KEX debounce and keyswitch filter subroutine, which is documented in the MMD-1 manual and also in the June, 1976 issue of Radio-Electronics magazine. Program No. 2 calls the keyboard input subroutine KBRD in KEX. Load Program No. 2 into read/write memory starting at HI = 003 and LO = 200 and execute it. Press each keyboard key in turn and note the least significant bits at output port 002. List these four bits under the Step 3 column in the above table. Are the codes for Step 2 and Step 3 the same? If not, why not?

The codes for keys L, H, G, S, A, B, and C have been changed in a *look-up table* employed by the KEX software. Thus, they are not the same.

#### STEP 4

Can you suggest why this code translation of keys L through C might be useful?

It provides flexibility and allows us to redefine keys in software. KEX sets up a decimal keyboard if we want to use it that way. Note that the keys now go from 0 to 11 in sequence, skip 12, and finish up with 13, 14, and 15.

With the KEX EPROM in the system, the keyboard input routine at 000 315 may be called to input and encode the keyboard data. The keyboard routine uses a 10 millisecond delay subroutine at 000 277 that may also be called at any time. The delay routine is completely "transparent" and will not affect any flags or registers. It is listed at the end of Experiment No. 2 in this unit.

23-12


# EXPERIMENT NO. 5

## SIMULATION OF TANK LIQUID LEVEL SENSING

### PURPOSE


The purpose of this experiment is to implement the hardware and software necessary to simulate the liquid level sensing example discussed in the text.

### PIN CONFIGURATION OF INTEGRATED CIRCUIT CHIP



8095 or 74365

### SCHEMATIC DIAGRAM OF CIRCUIT



## PROGRAM

Memory address	Instruction byte	Mnemonic	Comments
003 000	333	START, IN	/Input flag data from
003 001	005	005	/input device 005
003 002	346	ANI	/Mask out all bits except bit D5
003 003	040	040	/Mask byte = 00100000
003 004	302	JNZ	/If result is 040, jump to ALARM at
003 005	100	ALARM	/LO = 100 and
003 006	003	Ø	/HI = 003. Otherwise, continue to
			/next instruction.
003 007	333	IN	/Overflow is OK. Input flag data from
003 010	005	005	/input device 005 once again
003 011	017	RRC	/Rotate bit D0 into carry flag
003 012	332	JC	/If CARRY = 1, jump to FULL at
003 013	024	FULL	/LO = 024 and
003 014	003	Ø	/HI = 003. Otherwise, continue to
			/next instruction.
003 015	076	MVI A	/If CARRY = 0, the tank is not full.
003 016	001	001	/Load register A with byte 001.
003 017	323	OUT	/Output byte to
003 020	000	000	/output device 000
003 021	303	JMP	/Check overflow and full/empty flags
003 022	000	START	/again by jumping to LO = 000 and
003 023	003	Ø	/HI = 003.
003 024	227	FULL, SUB A	/The tank is full. Clear register A.
003 025	323	OUT	/Output register A byte to
003 026	000	000	/output device 000
003 027	303	JMP	/Check overflow and full/empty flags
003 030	000	START	/again by jumping to START at LO = 000
003 031	003	Ø	/and HI = 003.
003 100	166	ALARM, HLT	/Stop operation

## STEP 1

Wire the circuit shown in the schematic diagram. Logic switch A is the overflow flag and logic switch D is the full/empty flag.

## STEP 2

Load the program into read/write memory starting at HI = 003 and LO = 000.

23-111

### STEP 3

With both logic switches set to logic 0, execute the program. You will simulate the valve with bit D0 on output port 000. If bit D0 is logic 1, the valve is open; if bit D0 is logic 0, the valve is closed. What do you observe when the software is started? Why?

We found that bit D0 was at logic 1, indicating that the valve was open. This is because the empty/full flag is at logic 0, indicating that the tank is not full (or perhaps empty).

### STEP 4

Change logic switch D to logic 1 indicating that the tank is FULL. What happens to the valve bit D0? Why?

Valve bit D0 becomes logic 0, or off, indicating that the valve is now closed. The fluid level in the tank has tripped the full switch.

### STEP 5

Switch logic switch A to a logic 1, indicating an overflow condition. What happens? Why?

Nothing happens. The microcomputer executes a halt instruction at memory location 003 100, the location of the ALARM routine.

### STEP 6

Can you suggest a useful ALARM routine for your microcomputer? You may wish to test several different short software ALARM routines. Use the space below.

In developing an ALARM routine, we decided that the first thing we should do is to turn off the valve and then output an alarm condition at port 001. The program is as follows:

Memory address	Instruction byte	Mnemonic	Comments
003 100	227	ALARM, SUB A	/Clear register A
003 101	323	OUT	/Output register A byte to
003 102	000	000	/output device 000
003 103	057	CMA	/Complement register A
003 104	323	OUT	/Output register A contents to
003 105	001	001	/output port 001 and
003 106	166	HLT	/Stop operation

You should note in this experiment that you have not used flip-flops as flags. This is a valid procedure in this case since the overflow switch and the FULL/EMPTY switch will maintain their respective states until we take action. A flip-flop flag is generally used in those cases when the device requesting the attention of the microcomputer is generating a short pulse rather than a level.

EXPERIMENT NO. 6  
RESTART INSTRUCTIONS

PURPOSE

The purpose of this experiment is to investigate the software characteristics of the 8080A restart instructions, RST X.

PROGRAM

Memory address	Instruction byte	Mnemonic	Comments
003 000	061	LXI SP	/Load stack pointer with
003 001	200	200	/LO address byte and
003 002	003	003	/HI address byte
003 003	357	RST 5	/Call subroutine at 000 050
003 004	166	HLT	/Halt
003 050	311	RET	/Return from subroutine

STEP 1

Enter the above program into read/write memory starting at 003 000. If you are executing this program on the MMD-1 microcomputer, please keep the following in mind: A RST X instruction calls the subroutine at 000 0X0, but the KEX monitor causes program control to jump to 003 0X0 for restart instructions RST 1 through RST 6. Restart instructions RST 0 and RST 7 are used by the KEX monitor. You can confirm this fact by examining the contents of the EPROM memory locations at 000 010, 000 020, 000 030, 000 040, 000 050, and 000 060.

What instruction bytes do you find in KEX memory locations 000 050 through 000 052?

You will find the following instruction bytes:

000 050	303	JMP	/Jump to
000 051	050	050	/LO = 050 and
000 052	003	003	/HI = 003

STEP 2

Execute the above program. Observe that the stack pointer is set at address

003 200, so that the stack itself will start at one less than this memory location, or 003 177. After you execute the program, examine the contents of the two stack locations 003 176 and 003 177 and list the contents in the space below.

Stack location	Contents
003 176	
003 177	

Are these two bytes consistent with what you would expect for the execution of a CALL instruction?

We observed the following on the stack:

Stack location	Contents
003 176	004
003 177	003

The two stack bytes correspond to the memory address, 003 004, which is the address of the HALT instruction. This is exactly what we would expect for a call. You should note that the stack pointer will again point to memory address 003 177 after the program is executed. Why?

Not only did the program execute a RST 5 instruction, it also executed a RET instruction that popped the two bytes off the stack. Though they were popped off the stack, the original values remained in read/write memory. Remember that the stack pointer is an internal 8080A register and cannot be directly examined.

### STEP 3

The software routine at 003 050 can perform other tasks as well. Change the program steps to the following:

Memory address	Instruction byte	Mnemonic	Comments
003 050	170	MOV A,B	/Move B to A
003 051	074	INR	/Increment A
003 052	107	MOV B,A	/Move A back to B
003 053	323	OUT	/Output contents of A to
003 054	000	000	/output port 000
003 055	311	RET	/Return from subroutine



25-43

On your MMD-1 microcomputer, alternately press keys RESET and G. What do you observe? Why?

We observed that output port 000 incremented its count for each RESET/G cycle. The increment software was called by the RST 5 subroutine.

#### STEP 4

After several increments, examine the stack locations 003 176 and 003 177 once again. Are the stack byte values any different from those that you observed in Step 2? How do you explain this result in view of the fact that you have executed the restart subroutine several times?

You should observe no change in the stack bytes, which still contain the address of the HALT instruction, 003 004. Each time that you pushed an address on the stack as a result of the RST 5 instruction, you also popped the same two bytes when you executed the RET instruction. Clearly, for each RESET/G cycle, and thus each calling of the subroutine, the return address was the same. Remember that the return address stored on the stack is for the instruction following the one- or three-byte CALL instruction. In this case, it happens to be a HLT instruction.


## EXPERIMENT NO. 7

## A SIMPLE INTERRUPT INSTRUCTION REGISTER


## PURPOSE

The purpose of this experiment is to wire and test a simple interrupt instruction register.

## SCHEMATIC DIAGRAM OF CIRCUIT



## PIN CONFIGURATION OF INTEGRATED CIRCUIT CHIP



8212

## PROGRAM

Memory address	Instruction byte	Mnemonic	Comments
003 000	061	LXI SP	/Load the stack pointer with
003 001	200	200	/LO address byte and
003 002	003	003	/HI address byte
003 003	373	EI	/Enable interrupt
003 004	000	REPEAT, NOP	/No operation
003 005	000	NOP	/No operation
003 006	000	NOP	/No operation
003 007	170	MOV A,B	/Move B to A
003 010	323	OUT	/Output register A to
003 011	001	001	/output port 001
003 012	303	JMP	/Jump back to REPEAT at
003 013	004	REPEAT	/LO = 004 and
003 014	003	Ø	/HI = 003 and do it again.

## STEP 1

In the circuit shown for this experiment, the 8212 buffer/latch is the interrupt instruction register, the pulser causes the actual interrupt, and the lamp monitor indicates the status of the 8080A chip's interrupt enable flip-flop, which is located within the chip.

Turn the power to the microcomputer on and off several times. Note the condition of the interrupt enable (INTE) lamp monitor each time the microcomputer is on. Is the interrupt enabled when the computer is turned on?

Generally it is off, but this is not a rule with all 8080 microcomputer systems. With the MMD-1 microcomputer, there is no EI instruction in KEX, so it is not possible to enable the interrupt even if KEX was executed accidentally when the power was turned on.

#### STEP 2

Execute the program provided for this experiment. What is the state of the 8080A chip's interrupt enable flip-flop when you do?

The interrupt enable flip-flop should be at logic 1, i.e., it is enabled by the program.

#### STEP 3

After the software has been started (note that it loops continuously), observe the value of the byte present at output port 001. Write it in the space below.

Now set an 004 on the logic switches, HGFEDCBA = 00000100 = 004<sub>16</sub>, and depress the interrupt pulser. What byte now appears at output port 001? What is the condition of the INTE lamp monitor?

*During an interrupt, the interrupt instruction register jams a single-byte instruction into the instruction register of the 8080A. In this case, the instruction was 004. What does this instruction accomplish? You may wish to refer to a listing of the 8080A instruction set.*

After setting the logic switches to the instruction byte, 004, and depressing the interrupt pulser, the value of the byte at port 001 is incremented by one. The 004 instruction increments the contents of register B, INR B. The interrupt enable lamp monitor is logic 0 after the interrupt is serviced.

#### STEP 4

Reset the microcomputer and again execute the program. Note the values of the bytes at port 001 before and after you actuate the interrupt pulser. Does the incrementing continue?

23-52

Yes it does. Keep in mind the fact that when the MMD-1 is first reset, KEX outputs a HI address byte of 003 to output port 001. It is this byte that is incremented each time you execute the program and press the interrupt pulser.

#### STEP 5

At memory address 003 007, replace the MOV A,B instruction byte with a NOP instruction byte (000). Set the instruction, 074, on the logic switches to the interrupt instruction port and execute the program. What happens when you cause an interrupt by activating the interrupt pulser?

The byte at output port 001 is incremented by one. In this case, we have executed an INR A instruction prior to outputting the accumulator contents to port 001. This INR A instruction was jammed into the instruction register during the interrupt.

#### STEP 6

Substitute a 017 instruction on the logic switches, reset the microcomputer, execute the program, and press and release the interrupt pulser. What happens at output port 001?

The data byte is rotated one position to the right.

#### STEP 7

An interrupt causes the 8080A chip to accept a single-byte instruction from the interrupt instruction port. Does the nature of the jammed instruction affect the contents of the stack? If you do not know the answer to this question, perform the following experiment: Set the contents of memory locations 003 176 and 003 177 to 000. Repeat either Step 6 or Step 7, or both, then reset the microcomputer and examine locations 003 176 and 003 177. What do you find in these two locations? Can you explain why?

We observed that the contents of both locations remained at 000. The execution of either the INR A or the RRC instruction does not cause the microcomputer to place an address on the stack. Thus, the stack contents were not changed. The only instructions that affect the stack are subroutine calls, including the restart instructions, subroutine returns, PUSHes, POPs, and the SPHL instruction.

## STEP 8

So far, you have been able to interrupt the program only once each time the program was executed. Why?

The JMP instruction at 003 012 caused a jump back to memory location 003 004 rather than memory location 003 003.

## STEP 9

Change the jump address at location 003 013 to L0 = 003. This permits the program to jump back and enable the interrupt instruction once each loop. Now set 017 on the logic switches and depress the interrupt pulser. What happens? Keep the pulser depressed and observe what takes place.

The data is rotated at random. When continuously depressed, the interrupt pulser applies a logic 1 at the INT input of the 8080A chip, which continuously interrupts the execution of the current program. The interrupt enable lamp monitor dims and all of the LED's at output port 001 become lit.

## STEP 10

Based upon your observations in Step 10, is the interrupt input to the 8080A chip edge-triggered or level sensitive? How can you circumvent the problem that you observed in Step 10?

The 8080A chip's interrupt input, INT, is *level* sensitive. Whenever this input pin is at logic 1, interrupts will take place as long as the interrupt flag is enabled. To circumvent this problem, you can insert a positive-edge triggered flag between the pulser and the INT input.

*Save the hardware and software given in this experiment and continue to the next experiment.*


23-54

# EXPERIMENT NO. 8 JAMMING A RESTART INSTRUCTION


## PURPOSE

The purpose of this experiment is to demonstrate the use of an interrupt flag in conjunction with a restart instruction.

## PIN CONFIGURATION OF INTEGRATED CIRCUIT CHIP



## SCHEMATIC DIAGRAM OF CIRCUIT



## PROGRAM

The program is identical to that given in Experiment No. 7.


## STEP 1

You will need to make the following modifications to the circuit given in

## Experiment No. 7:

- o Disconnect the pulser and the INT input on the breadboard.
- o Connect the pulser to the STB input (pin 11) on the 8212 chip.
- o Connect the  $\overline{\text{INT}}$  output (pin 23) on the 8212 chip to an inverter, and then connect the inverter to INT on the breadboarding socket.

The 8212 buffer/latch chip incorporates the following interrupt-type flag,



which can be used to provide an interrupt signal to the 8080A chip. Keep in mind that this circuit is already built into the 8212 chip; you do not have to wire it on the breadboard.

## STEP 2

Once you have made the necessary hardware changes, make certain that your program is the same as that given in Experiment No. 7. With the interrupt instruction register logic switches set to the instruction byte, 017, execute the program. Assuming that the instruction byte at memory address 003 013 is 003, then you should observe that the data at output port 001 rotates one position to the right each time that you press the pulser. Is this true?

Yes.

## STEP 3

Now you will execute a simple program through the logic switches of the interrupt instruction register. Perform the following operations in sequence:

- o Set the logic switches to 227. Press the pulser and interrupt the microcomputer.
- o Next, set the logic switches to 074 and interrupt the microcomputer a second time.
- o Now set the logic switches to 017 and interrupt the microcomputer a third time.



23-56

- o Finally, continue to interrupt the microcomputer several times.

When you do all of the above, what do you observe at output port 001?

A single lamp monitor in the D0 position becomes lit, and then rotates to the right for each interrupt.

#### STEP 4

So far, you have demonstrated that you can jam a variety of single-byte instructions into the instruction register during an interrupt. Once in the instruction register, they will be executed as regular instruction bytes. Now we will demonstrate the jamming of restart instructions, RST X.

Enter the following software into read/write memory at the locations indicated:

Memory address	Instruction byte	Mnemonic	Comments
003 020	074	INR A	/Increment A
003 021	311	RET	/Return from subroutine
.	.	.	.
003 050	027	RAL	/Rotate A left through carry flag
003 051	311	RET	/Return from subroutine

Execute the program once again by pressing the RESET key and then the G key.

#### STEP 5

Set the logic switches at the interrupt instruction register to 327. Observe what happens each time that you generate an interrupt to the microcomputer.

The byte at output port 001 increments by one for each interrupt pulse.

#### STEP 6

Now change the logic switch setting to 357. Actuate the interrupt pulser several times. What happens?

The data rotates to the left one position for each interrupt actuation.

#### STEP 7

Load 000 into memory locations 003 176 and 003 177, which are the first two bytes in the stack. With the logic switches set at 357, RESET the microcomputer and then execute the program. Generate a single interrupt, then RESET the microcomputer and examine these two memory locations, which were previously at 000. Has the stack been used? Write the contents of these two memory locations in the table below. Repeat Step 7 several more times, again noting the results in the space below.

Trial	Memory contents	
	003 177	003 176
1		
2		
3		
4		
5		
6		

We observed the following stack bytes:

Trial	Memory contents	
	003 177	003 176
1	003	006
2	003	012
3	003	007
4	003	003
5	003	003
6	003	010

What can you conclude from this information?

The stack bytes indicated the memory address of the next instruction to be executed after a return from the interrupt service routine. In all cases, this memory address was within the limits of our original program. This was to be expected, since a return from the interrupt subroutines should always point back to the program loop. Your stack contents may vary from ours, but all addresses should be contained within the loop.

*Save your hardware and software for the following experiment.*

EXPERIMENT NO. 9  
INTERRUPT RESPONSE TIME

PURPOSE

The purpose of this experiment is to examine the response of an 8080 system to interrupts when the microcomputer has other tasks to perform.

SCHEMATIC DIAGRAM OF CIRCUIT

The circuit is identical to that given in Experiment No. 8. See the next page.

PROGRAM: MAIN TASK


Memory address	Instruction byte	Mnemonic	Comments
003 000	061	LXI SP	/Load the stack pointer with
003 001	200	200	/LO address byte and
003 002	003	003	/HI address byte
003 003	373	LOOP, EI	/Enable interrupt
003 004	315	CALL	/Call DELAY subroutine at
003 005	100	DELAY	/LO = 100 and
003 006	003	Ø	/HI = 003
003 007	000	NOP	/No operation
003 010	000	NOP	/No operation
003 011	000	NOP	/No operation
003 012	303	JMP	/Jump back to LOOP at
003 013	003	LOOP	/LO = 003 and
003 014	003	Ø	/HI = 003

DELAY SUBROUTINE


Memory address	Instruction byte	Mnemonic	Comments
003 100	016	DELAY, MVI C	/Load C with
003 101	001	001	/data byte 001
003 102	315	TIME, CALL	/Call the KEX subroutine TIMEOUT at
003 103	277	TIMEOUT	/LO = 277 and
003 104	000	Ø	/HI = 000
003 105	015	DCR C	/Decrement C by one
003 106	302	JNZ	/Is register C = 000? If not, jump
003 107	102	TIME	/to TIME at LO = 102 and
003 110	003	Ø	/HI = 003. Otherwise, continue to
			/next instruction.
003 111	311	RET	/Done. Return from subroutine.

## SCHEMATIC DIAGRAM OF CIRCUIT


The circuit diagram is basically that of Experiment No. 7,



in which the STB input (pin 11) is now connected to a debounced pulser and the INT output (23) is connected to a 7404 inverter that is tied to the INT input of the MMD-1 microcomputer,



As before, a lamp monitor is used to monitor the INTE output from the 8080A chip,



23-60

#### INTERRUPT TASK

003 020	365	PUSH PSW	/Save accumulator and flags
003 021	004	INR B	/Increment register B
003 022	170	MOV A,B	/Move B to A
003 023	323	OUT	/Output accumulator contents to
003 024	001	001	/Device 001
003 025	361	POP PSW	/Restore accumulator and flags
003 026	311	RET	/Done. Return from subroutine.

#### STEP 1

Load the software into read/write memory. Observe that the interrupt task software now contains a PUSH and a POP instruction. Why are these necessary?

The other routines use the accumulator register, so we must save it. When the microcomputer is interrupted, we do not know what the content of the accumulator is.

#### STEP 2

Execute the software. Now activate the interrupt pulser. Do you observe any significant delay between the incrementing of output port 001 and the push of the pulser?

No. We did not observe any delay, and there should not be any. The DELAY subroutine only causes a 10 millisecond delay.

#### STEP 3

Change the time constant at memory location 003 101 to the values given in the table below. As you did in Step 3 of Experiment No. 2, apply ten clock pulses from the interrupt pulser as fast as you can (Trial 1). Enter the number of counts that you observe in the table below. If you desire to clear B, load the following software:

003 050	006	MVI B	/Move into register B the
003 051	000	000	/data byte 000
003 052	311	RET	/Return from subroutine

Set the logic switches to the restart instruction, 357, actuate the interrupt pulser, and observe that the output port 001 becomes cleared. Return the logic switches to 327 and continue with the experiment.

Octal timing byte	Time delay	Trial 1 (Step 3)	Trial 2 (Step 4)
012	100 ms		
024	200 ms		
062	500 ms		
144	1 s		
310	2 s		

We observed results that were comparable to those in the Flag Response experiment, Experiment No. 2. Why are the interrupts so slow in this case?

No matter when the interrupt occurs, we can only re-enable the flag after program control returns to the EI instruction at memory address LOOP. If the DELAY loop is of long duration, it will take considerable time to return to the EI instruction.

#### STEP 4

Make the following changes to the interrupt task software:

003 026	373	EI	/Enable interrupt
003 027	311	RET	/Return from subroutine

The interrupt flag is now re-enabled immediately after the RETURN instruction is executed at memory address 003 027. Remember that the enable interrupt instruction always takes effect after the instruction that follows it.

Repeat Step 3 and note your results in the column labeled Trial 2. What do you observe?

You should observe that the response time of the microcomputer is now essentially independent of the long delay since the enable interrupt instruction in the interrupt task software turns the interrupt back on following the execution of the next instruction. We no longer have to wait for the long delay to return to the EI instruction at memory address LOOP.

23-62

STEP 5

Is the enable interrupt (EI) instruction at memory address 003 003 needed? Remove it by substituting a NOP instruction (000) and try the interrupt pulser. What happens?

Nothing. The interrupt is never turned on, so we are not able to call our interrupt task subroutine.

Remember: if you want to use the interrupt, enable it! This experiment should show you that interrupts, if used properly, can be serviced immediately. There is no time delay between the request for service and the microcomputer's response. This was not the case with the flags in Experiment No. 1.


*Save your hardware and software for the following experiment. Though not shown in Experiment No. 10, continue to use a lamp monitor to monitor the logic state of the INTE output from the 8080A chip.*

EXPERIMENT NO. 10


## PURPOSE

The purpose of this experiment is to investigate the implementation of a simple priority interrupt scheme.

## PIN CONFIGURATIONS OF INTEGRATED CIRCUIT CHIPS




### SCHEMATIC DIAGRAMS OF CIRCUITS





25-61



\* Indicates connections from previous experiment

#### PROGRAM: MAIN TASK

Memory address	Instruction byte	Mnemonic	Comments
003 000	061	LXI SP	/Load the stack pointer with
003 001	350	350	/LO = 350 and
003 002	003	003	/HI = 003
003 003	373	LOOP, EI	/Enable interrupt
003 004	303	JMP	/Jump back to LOOP at
003 005	003	LOOP	/LO = 003 and
003 006	003	Ø	/HI = 003

#### LOW PRIORITY DEVICE SERVICE SUBROUTINE

003 020	323	OUT	/Clear external interrupt flag
003 021	004	004	/Device code 004
003 022	074	INR A	/Increment accumulator

003 023	323	OUT	/Output accumulator contents to
003 024	001	001	/output port 001
003 025	311	RET	/Return from subroutine

## HIGH PRIORITY DEVICE SERVICE SUBROUTINE

003 040	323	OUT	/Clear external interrupt flag
003 041	003	003	/Device code 003
003 042	017	RRC	/Rotate accumulator contents left
003 043	323	OUT	/Output accumulator contents to
003 044	001	001	/output port 001
003 045	311	RET	/Return from subroutine

## STEP 1

Rewire the hardware. Observe that some of the connections, those marked with an asterisk \*, are the same as those used in previous experiments.

Load the software into read/write memory and check it carefully.

## STEP 2

Execute MAIN TASK starting at memory location 003 000. The enable interrupt (INTE) lamp monitor may be used to check the interrupt enable state. It should be at logic 1 as soon as the software is started.

Press and release pulser #1 several times. Do you observe any change at output port 001?

We observed that the value at output port 001 is incremented by one for each actuation of the interrupt pulser #1.

## STEP 3

Press and release pulser #2 several times. Now what happens at output port 1?

We observed that the data was rotated to the right one position for each actuation of pulser #2. If you do not observe these results in Steps 2 and 3, please go back and check both your hardware and software. The software entered for the LOW and HIGH priority devices was used only to test your interface. New software will now be used in the experiment.

## STEP 4

You will now change the software for the high priority device, i.e., the high priority device service subroutine at 003 040, so that it takes longer to perform its task. Enter the following software into read/write memory:

HIGH PRIORITY DEVICE SERVICE SUBROUTINE (Replaces previous service subroutine)

Memory address	Instruction byte	Mnemonic	Comments
003 040	323	OUT	/Clear external interrupt flag
003 041	003	003	/Device code 003
003 042	365	PUSH PSW	/Store accumulator and flags on stack
003 043	305	PUSH B	/Store registers B and C on stack
003 044	000	NOP	/No operation
003 045	006	MVI B	/Load register B with
003 046	010	010	/data byte 010
003 047	174	AGAIN, MOV A,H	/Move H to A
003 050	074	INR A	/Increment accumulator
003 051	147	MOV H,A	/Move A to H
003 052	323	OUT	/Output accumulator contents to
003 053	000	000	/output port 000
003 054	315	CALL	/Call DELAY subroutine at
003 055	100	DELAY	/LO = 100 and
003 056	003	Ø	/HI = 003
003 057	005	DCR B	/Decrement register B
003 060	302	JNZ	/Is register B = 000? If not, jump
003 061	047	AGAIN	/to AGAIN at LO = 047 and
003 062	003	Ø	/HI = 003. Otherwise, continue to
			/next instruction
003 063	301	POP B	/Yes, B = 000. Restore registers B
			/and C
003 064	361	POP PSW	/Restore accumulator and flags
003 065	000	NOP	/No operation
003 066	311	RET	/Return from subroutine

## DELAY SUBROUTINE

003 100	016	DELAY, MVI C	/Load C with
003 101	144	144	/data byte 144

003 102	315	TIME,	CALL	/Call the KEX subroutine TIMEOUT at
003 103	277		TIMEOUT	/LO = 277 and
003 104	000		Ø	/HI = 000
003 105	015		DCR C	/Decrement C by one
003 106	302		JNZ	/Is register C = 000? If not, jump
003 107	102		TIME	/to TIME at LO = 102 and
003 110	003		Ø	/HI = 003. Otherwise, continue to
				/the next instruction.
003 111	311		RET	/Done. Return from subroutine.

The DELAY subroutine generates a time delay of about one second. It calls the 10 millisecond TIMEOUT subroutine in the KEX EPROM.

#### STEP 5

Execute the MAIN TASK software. Generate a LOW priority device interrupt using pulser #1. This causes a RST 2 instruction to be sent to the 8080 microprocessor chip. What effect does this have?

It should still increment the count present at output port 001. We have not changed the software for this interrupt service routine.

#### STEP 6

Actuate pulser #2 to generate a HIGH priority device interrupt. Observe output port 000. What happens?

The count increments eight times over a time period of approximately eight seconds.

#### STEP 7

Attempt to use the LOW priority device (interrupt pulser #1) during the time that the HIGH priority device subroutine is being executed, i.e., during the time that the lamp monitors are still being incremented. You can accomplish this by first activating pulser #2 and then, quickly, by activating pulser #1 several times. What happens?

23-68

The LOW priority device interrupt pulser #1 has no effect if you are fast enough to be able to interrupt during execution of the HIGH priority software.

If you wish to slow down the HIGH priority device service subroutine still further, change the timing byte at memory location 003 107 to 310, which corresponds to a two second time delay.

#### STEP 8

Why can't the LOW priority device interrupt the HIGH priority device? Is it because of the priority hardware?

The LOW priority device cannot interrupt because the HIGH priority task does not re-enable the interrupt until control is returned to the MAIN TASK program. This is completely independent of the hardware; it illustrates a potential problem: *interrupts cannot be used unless the interrupt is first enabled.* Priority can be established either in software or hardware.

*Save your hardware and software for the following two experiments.*

## EXPERIMENT NO. 11

23-69

## PRIORITY INTERRUPT TIMING

## PURPOSE

The purpose of this experiment is to explore the timing relationships between HIGH and LOW priority devices and how the priority is assigned.

## SCHEMATIC DIAGRAM OF CIRCUIT

The circuit is identical to that given in Experiment No. 10.

## PROGRAM: LOW PRIORITY DEVICE SERVICE SUBROUTINE

Memory address	Instruction byte	Mnemonic	Comments
003 020	303	JMP	/If interrupted, jump to
003 021	150	150	/LO = 150 and
003 022	003	003	/HI = 003
003 150	323	OUT	/Clear interrupt flag
003 151	004	004	
003 152	365	PUSH PSW	/Push accumulator and flags
003 153	305	PUSH B	/Push register pair B
003 154	000	NOP	
003 155	006	MVI B	/Load B with
003 156	010	010	/Data = 010 = decimal 8
003 157	056	MVI L	/Load L with
003 160	200	200	/Data = 10000000 <sub>2</sub>
003 161	175	LOOPIT, MOV A,L	/Move L to A
003 162	007	RLC	/Rotate left
003 163	157	MOV L,A	/Move A to L
003 164	323	OUT	/Output it to port 001
003 165	001	001	
003 166	315	CALL	/Call DELAY subroutine
003 167	100	DELAY	
003 170	003	Ø	
003 171	005	DCR B	/Decrement B
003 172	302	JNZ	/Is B = 0? If not, loop back again.
003 173	161	LOOPIT	/If so, continue to next instruction.
003 174	003	Ø	

23-70

003 175	301	POP B	/Restore register pair B
003 176	361	POP PSW	/Restore accumulator and flags
003 177	000	NOP	
003 200	311	RET	/Return

#### STEP 1

In the previous experiment, you observed that the HIGH priority device (slow) could monopolize the microcomputer's time and not allow the LOW priority device to interrupt.

Load the new software to make the LOW priority device service subroutine fairly slow.

#### STEP 2

Execute the software starting at MAIN TASK, memory location 003 000. Test it by generating first an interrupt from the HIGH priority device and, later, by the LOW priority device. What happens?

The HIGH priority device continues to increment a count slowly; the LOW priority device rotates one bit to the left, slowly.

#### STEP 3

Cause a HIGH priority interrupt with the pulser; while the HIGH priority software is operating, pulse the LOW priority software. What happens?

The HIGH priority device continues to operate; the LOW priority software starts when the HIGH priority software is finished.

#### STEP 4

Cause a LOW priority interrupt and then cause a HIGH priority interrupt using the appropriate pulsers. What do you observe?

The LOW priority software continues to operate. When it is finished, the HIGH priority software operates.

#### STEP 5

Make the following software changes to MAIN TASK:

```

      .
      .
003 003      373      EI      /Enable interrupt
003 004      000      LOOP, NOP /Do nothing
003 005      303      JMP     /Jump to LOOP
003 006      004      LOOP
003 007      003      Ø

```

#### STEP 6

Can you perform more than interrupt with this software? Why or why not?

We could not. The interrupt enable instruction has been removed from the loop. Once it is used, we never get back to it unless we reset the microcomputer.

#### STEP 7

Add the two enable interrupt (EI) instructions to the HIGH and LOW interrupt service routines as follows:

```

      .
      .
003 065      373      EI      /Enable interrupt
      .
      .
      .
003 177      373      EI      /Enable interrupt
      .
      .

```

Note that the previous instruction bytes at these two locations were NOPs.

#### STEP 8

Repeat Steps 3 and 4 in this experiment. Are the results the same? Why?



Yes. We now re-enable the interrupt at the end of each service subroutine.

#### STEP 9

Move the interrupt enable instruction in the LOW priority service software from 003 177 to 003 154. To do this, make the following changes:

.			
.			
003 154	373	EI	/Enable interrupt
.			
.			
.			
003 177	000	NOP	/No operation
.			
.			

#### STEP 10

Repeat Step 3. Is the result the same?

Yes. No change was observed.

#### STEP 11

Generate a LOW priority interrupt using the pulser. When the logic 1 bit has rotated toward the center, generate a HIGH priority interrupt. What happens? Why?

The HIGH priority interrupt interrupts the LOW priority interrupt software, performs the increment operation, and then returns control to the LOW priority software. The interrupt is now enabled at the start of the LOW priority interrupt software routine, thus allowing other devices of higher priority to interrupt it.

#### STEP 12

Perform Step 11 again, but generate several HI priority interrupts during the LO priority service time. What happens?

The HIGH priority device is always serviced.

EXPERIMENT NO. 12  
SIMULTANEOUS INTERRUPTS

## PURPOSE

The purpose of this experiment is to explore the operation of simultaneous interrupts.

## SCHEMATIC DIAGRAM OF CIRCUIT


The circuit is identical to that used in Experiment Nos. 10 and 11.

## PROGRAM

The software is the same as that used in Experiment No. 11.

## STEP 1

The circuitry used in Experiment No. 10 to generate interrupts is reproduced below.



23-74

Notice that one flip-flop has its Q output applied directly to the 8212 chip (pin 18), while the Q output of the other flip-flop goes through some NAND gates and then to the 8212 (pin 16). In this way, the restart instructions RST 2, 327, or RST 4, 347, are generated. Using the schematic diagram, fill in the truth table below:

HIGH PRIORITY DEVICE	LOW PRIORITY DEVICE	8212 chip		
Q $\bar{Q}$	Q $\bar{Q}$	pin 18	pin 16	Condition
0 1	0 1			
0 1	1 0			
1 0	0 1			
1 0	1 0			

Our results, in the vertical order given, were as follows:

8212 chip		
pin 18	pin 16	Condition
0	0	No interrupts
0	1	LOW priority device interrupts
1	0	HIGH priority device interrupts
1	0	Simultaneous interrupt

#### STEP 2

Does the above truth table indicate what would happen if both the LOW and HIGH priority devices attempted to interrupt at the same time? What would actually happen?

Yes. It shows that the HIGH priority device would override the LOW priority device and cause the HIGH priority service subroutine to be executed.

#### STEP 3

Reset the microcomputer. Do not start the software. Remove the wire from the logic 0 output of pulser #1 and place it in the logic 0 output of pulser #2. Both interrupts will now be generated by the same pulser.

Now start the software. Interrupt software action may initially take place; allow it to finish before you proceed with the experiment.

#### STEP 4

Observe the lamps at ports 000 and 001 carefully. Press and release the interrupt

pulser, pulser #2. What happens?

We observed that the HIGH priority software (increment the LEDs) started; when it had finished, the LOW priority software (rotate a bit) started and completed its task.

#### STEP 5

Repeat Step 4 five more times. Does the HIGH priority device software always start the sequence?

Yes.

#### STEP 6

Reset the microcomputer. Do not start the software. Replace the wire, which you moved in Step 3, to the logic 0 output of pulser #1. Cause a LOW priority interrupt and, in the middle of the service routine operation, again generate a LOW priority interrupt. What happens?

The second service routine goes to completion. The first routine proceeded halfway through and then appeared to start rotating again at the beginning.

#### STEP 7

Can you explain what you observed in Step 6? HINT: Register L is not saved on the stack in this program.

The second LOW priority interrupt actually interrupted the first LOW priority interrupt's service software. Since register L is not stored on the stack, it is left at the time of the second interrupt in some unknown state. When the first interrupt routine tries to use register L, it is not in the same state as it was before the second interrupt occurred.

What solutions could you suggest for the problem identified in Step 7?

We suggest:

1. Clear the low priority device's interrupt service request flag at the end of the service routine.
2. Push all of the registers to be used in the routine onto the stack.

You should never permit an interrupting device to interrupt its own software service routine. If it does, the external device is operating too fast for the microcomputer; the software must be simplified to speed it up. Why? Because by the time we get into the second interrupt's service software, a third interrupt will interrupt the second, etc. We will never be able to complete any of the service routines.

What conclusion can be drawn? *EXERCISE CARE IN USING INTERRUPTS!*

## REVIEW

The following questions will help you review the use of flags and interrupts.

1. What types of devices can be used as flags and why are flags important?
2. What instructions in the 8080A instruction set can be used to detect internal flag conditions?
3. What advantage does an interrupt have over a polled flag?
4. What are the three types of interrupts, and which type is used in 8080A based microcomputer systems?
5. What types of instructions are most useful with 8080A interrupts? How do they work?
6. What does a typical interrupt service subroutine look like?
7. What is a priority interrupt?
8. What are some of the potential problems with the use of interrupts?

## ANSWERS

1. Flags may be switches, flip-flops, counters, shift registers, or memories. Generally, any bistable device can qualify as a flag. Flags are generally used to indicate that some condition has changed and to synchronize flow and control operations in computer systems.
2. All the conditional instructions, i.e., jumps, calls, and returns, are useful, although jumps are the most frequently used. Other instructions such as rotate, AND, OR, etc. are useful, but they do not detect flag conditions.
3. Speed. Interrupts are generally sensed within microseconds, while polled flags can take much, much longer, depending upon software.
4. Interrupts can be single-line, multilevel, and vectored. See Figure 23-7 and the associated text.
5. The restart instructions, RST X, are generally the most useful. They are single-byte calls that, when executed, cause a return address to be pushed onto the stack. The computer then vectors to the address of the subroutine specified by the restart instruction. RST X calls a subroutine at 000 0X0. A return instruction must be used to end the subroutine.
6. It includes PUSH, POP, EI, and RET instructions in addition to the interrupt service software routine. See Figure 23-10.
7. A priority interrupt is one in which there exists a preset priority for the order in which interrupts are serviced by the computer. Priority may be set up in hardware or software.
8. Determination of timing and priority are the big problems. These subjects have been covered in detail near the end of the Unit.

## APPENDIX 1: REFERENCES

1. *The Compact Edition of the Oxford English Dictionary*, Oxford Univ. Press, 1971.
2. Rudolf F. Graf, *Modern Dictionary of Electronics*, Howard W. Sams & Company, Inc., Indianapolis, 1972.
3. James Martin, *Telecommunications and the Computer*, Prentice-Hall, Inc., Englewood Cliffs, New Jersey, 1969.
4. Abraham Marcus and John D. Lenk, *Computers for Technicians*, Prentice-Hall, Inc., Englewood Cliffs, New Jersey, 1973.
5. Microdata Corporation, *Microprogramming Handbook*, Santa Ana, California, 1971.
6. J. Blukis and M. Baker, *Practical Digital Electronics*, Hewlett-Packard Company, Santa Clara, California, 1974.
7. Donald E. Lancaster, *TTL Cookbook*, Howard W. Sams & Co., Inc., Indianapolis, 1974.
8. H. V. Malmstadt, C. G. Enke, and S. R. Crouch, *Instrumentation for Scientists Series, Module 3. Digital and Analog Data Conversions*, W. A. Benjamin, Inc., Menlo Park, California, 1973-4.
9. H. V. Malmstadt and C. G. Enke, *Digital Electronics for Scientists*, W. A. Benjamin, Inc., New York, 1969.
10. J. D. Lenk, *Handbook of Logic Circuits*, Reston Publishing Company, Inc., Reston, Virginia, 1972.
11. A. James Diefenderfer, *Principles of Electronic Instrumentation*, W. B. Saunders Company, Philadelphia, 1972.
12. P. R. Rony and D. G. Larsen, *Bugbook II. Logic & Memory Experiments Using TTL Integrated Circuits*, E&L Instruments, Inc., Derby, Connecticut, 1974.
13. Robert L. Morris and John R. Miller, Editors, *Designing with TTL Integrated Circuits*, McGraw-Hill Book Company, New York, 1971.
14. Charles J. Sippl, *Microcomputer Dictionary and Guide*, Matrix Publishers, Inc., Champagne, Illinois 61820, 1976.
15. Donald Eadie, *Introduction to the Basic Computer*, Prentice-Hall, Inc., Englewood Cliffs, New Jersey, 1973.
16. Texas Instruments Incorporated, *Microprocessor Handbook*, Dallas, Texas, 1975.
17. Charles L. Garfinkel of Keithley Instruments, Inc. is the originator of this definition.



## APPENDIX 2: DEFINITIONS

## BUGBOOK V

In this appendix, we provide a summary of the definitions for important concepts of digital electronics and microcomputers. The page number in this book at which the concept is discussed is given at the end of each definition. We acknowledge the following sources for the definitions used:

- o Rudolf F. Graf, *Modern Dictionary of Electronics*, Howard W. Sams & Co., Inc., Indianapolis, 1972.
- o Microdata Corporation, *Microprogramming Handbook*, Santa Ana, California, 1972.
- o Donald Eadie, *Introduction to the Basic Computer*, Prentice-Hall, Inc., Englewood Cliffs, New Jersey, 1973.
- o Abraham Marcus and John D. Lenk, *Computers for Technicians*, Prentice-Hall, Inc., Englewood Cliffs, New Jersey, 1973.
- o Peter R. Rony, David G. Larsen, and Jonathan A. Titus, *Bugbook III. Microcomputer Interfacing Experiments Using the Mark 80 Microcomputer, an 8080 System*, E&L Instruments, Inc., Derby, Connecticut, 1975.

\*\*\*

<i>accumulator</i>	The register and associated digital electronic circuitry in the arithmetic/logic unit (ALU) of a computer in which arithmetic and logical operations are performed. Page 3-7.
<i>AND gate</i>	A binary circuit with two or more inputs and a single output, in which the output is logic 1 only when all inputs are logic 1, and the output is logic 0 if any one of the inputs is logic 0. Page 7-6.
<i>ASCII code</i>	The American Standard Code for Information Interchange. A seven-bit character code without the parity bit or an eight-bit character code with the parity bit. Page 12-6.
<i>astable element</i>	A two-state element that has no stable states. Page 15-2.
<i>asynchronous inputs</i>	Those input pins in a flip-flop that can affect the output state of the flip-flop independent of the clock. Called preset, and reset or clear. Page 11-5.
<i>auxiliary function</i>	Any separate electronic device that is required to make operational a digital electronic circuit consisting of integrated circuit chips, resistors, capacitors, etc. that is wired on a breadboard. Page 9-4.
<i>base</i>	Also called the radix. The total number of distinct symbols used in a numbering system. For example, since the decimal numbering system uses ten symbols, the radix is 10. In the octal numbering system, the radix is 8. In the binary numbering system, the radix is 2 because there are only two symbols (0 and 1). Page 1-4.

<i>binary</i>	A numbering system using a base number, or radix, of 2. There are two digits (0 and 1) in the binary system. Page 7-2.
<i>binary code</i>	A code in which each code element is one of two distinct states. These states are usually given the symbols 0 and 1. Page 1-4.
<i>binary coded decimal</i>	Abbreviated BCD. A system of number representation in which each decimal digit of a number is expressed by binary numbers. Also known as the 8 4 2 1 code. Page 12-4.
<i>binary counter</i>	An interconnection of flip-flops having a single input and so arranged to permit binary counting. Each time a pulse appears at the input, the counter changes state and tabulates the number of input pulses for readout in binary form. It has $2^n$ possible counts, where $n$ is the number of flip-flops or stages. Page 13-2.
<i>binary signal</i>	Typically a voltage or current that carries information in the form of changes between two different states that are a discrete interval apart. One of these states is called the logic 0 state, and the other, the logic 1 state. Page 14-2.
<i>bistable element</i>	Another name for a flip-flop. A circuit in which the output has two stable states and can be caused to go to either of these states by input signals, but remains in that state permanently after the input signals are removed. Pages 11-2 and 15-2.
<i>bit</i>	Abbreviation for binary digit. A unit of information equal to one binary decision, or the designation of one of two possible and equally likely values or states (such as 0 or 1) of anything used to store or convey information. Page 1-3.
<i>Boolean algebra</i>	A system of mathematical logic dealing with classes, propositions, on-off circuit elements, etc. associated by operators such as AND, OR, NOT, XOR, . . . etc., thereby permitting computations and demonstration, as in any mathematical system. Named after George Boole, famous English mathematician and logician, who introduced it in 1847. Page 8-2.
<i>Boolean symbol</i>	A symbol used to represent a specific Boolean operation. Page 8-2.
<i>breadboard</i>	Any aid used to temporarily wire together to prove the feasibility of a circuit, device, system, etc. Page 9-2.
<i>breadboarding</i>	The action of using a breadboard to temporarily wire together an electrical circuit. Page 9-2.
<i>buffer</i>	A digital circuit element that may be used to handle a large fan-out or to invert input and output levels. Page 14-20.
<i>buffer gate</i>	A digital circuit that increases the power- or current-handling capability of a binary circuit. Also known as a driver. Page 7-13.

<i>byte</i>	A group of eight contiguous bits that are operated on as a unit or occupy a single memory location. Page 2-6.
<i>capacitor</i>	A device consisting essentially of two conducting surfaces separated by an insulating material or dielectric such as air, paper, mica, glass, plastic film, oil, or an inorganic dielectric. A capacitor stores electrical energy, blocks the flow of direct current, and permits the flow of alternating current to a degree dependent essentially upon the capacitance and the frequency. Page 9-11.
<i>capacitance</i>	In a capacitor or a system of conductors and dielectrics, that property which permits the storage of electrically separated charges when potential differences exist between the conductors. The capacitance of a capacitor is defined as the ratio between the electric charge that has been transferred from one electrode to the other <u>and</u> the resultant difference in potential between the electrodes. The value of this ratio is dependent on the magnitude of the transferred charge. The unit of capacitance is a Farad. Page 9-11.
	$C \text{ [Farads]} = Q \text{ [Coulombs]} / V \text{ [Volts]}$
<i>clock</i>	Any device that generates one or more clock pulses. Page 9-12.
<i>clock</i>	A pulse generator that controls the timing of clocked logic devices and regulates the speed at which such devices operate. It serves to synchronize all operations in a digital system. Page 11-5.
<i>clock input</i>	That terminal on a flip-flop whose condition or change of condition controls the admission of data into a flip-flop through the synchronous inputs, and thereby controls the output state of the flip-flop. The clock signal performs two functions: (1) it permits data signals to enter the flip-flop, and (2) after entry, it directs the flip-flop to change state accordingly. Page 11-5.
<i>clock pulse</i>	A complete logic cycle from logic 0 to logic 1 and back to logic 0 (positive clock pulse), or from logic 1 to logic 0 and back to logic 1 (negative clock pulse). Page A-27.
<i>code conversion</i>	The changing of the bit grouping for a character in one code into the corresponding bit grouping in another code. Page 12-8.
<i>communication</i>	The imparting, conveying, or exchange of ideas, knowledge, information, etc. whether by speech, writing, signs, or signals. Page 1-2.
<i>complement</i>	To form the complement of a binary number. The complement of 1 is 0, and the complement of 0 is 1. The complement of 011010 is 100101. Page 8-7.
<i>computer</i>	See digital computer. Page 2-2.
<i>computer program</i>	A sequence of instructions which, taken as a group, allow

	the computer to accomplish a desired task. Pages 2-2 and 5-2.
<i>counter</i>	A device capable of changing states in a specified sequence upon receiving appropriate input signals. The output of the counter indicates the number of pulses which have been applied. (See also divider). A counter is made from flip-flops and some gates. The output of all flip-flops is accessible to indicate the exact count at all times. Page 13-2.
<i>data byte</i>	For an 8080-based microcomputer, the eight-bit binary number that is transferred over the bidirectional data bus. Pages 3-3 and 3-5.
<i>decade counter</i>	A logic device that has ten stable states and may be cycled through these states by the application of ten clock or pulse inputs. A decade counter usually counts in a binary sequence from state 0 through state 9 and then cycles back to state 0. Also called a divide-by-10 counter. Page A-31.
<i>to decode</i>	To use a code to reverse a previous encoding. To determine the meaning of a set of pulses or logic signals that describe an instruction, a command, or an operation to be carried out. Page 12-6.
<i>device code</i>	In an 8080-based microcomputer, the 8-bit code for a specific input or output device. Pages 3-3 and 3-5.
<i>digital code</i>	A system of symbols that represent data values and make up a special language that a computer or a digital circuit can understand and use. Page 1-3.
<i>digital computer</i>	An electronic device that is capable of accepting, storing, and arithmetically manipulating information, which includes both data and the controlling program. The information is handled in the form of coded binary digits (0 and 1) that are represented by dual voltage levels. Page 2-2.
<i>digital device</i>	Any device that operates on or manipulates binary, or two-state, information. Page 7-2.
<i>digital signals</i>	Discrete or discontinuous signals whose various states are discrete intervals apart. Page 14-2.
<i>digital waveform</i>	A graphical representation of a digital signal, showing the variations in logic state as a function of time. This type of representation is also known as a timing diagram. Page 11-9.
<i>diode</i>	A two-electrode semiconductor device that makes use of the rectifying properties of a pn junction (junction diode) or a sharp metallic point in contact with a semiconductor diode (point contact diode). Also called crystal diode, rectifier diode, and semiconductor diode. Page 9-12.
<i>to disable</i>	To prevent the passage of digital signals by the application of the proper signal to the disable terminal of a digital device. Pages 11-2 and 14-20.

*DeMorgan's theorem*

A theorem which states that the inversion of a series of AND implications is equal to the same series of inverted OR implications, or the inversion of a series of OR implications is equal to the same series of inverted AND implications. In symbols,

$$\overline{A \cdot B \cdot C} = \overline{A} + \overline{B} + \overline{C}$$

$$\overline{A + B + C} = \overline{A} \cdot \overline{B} \cdot \overline{C}$$

Page 8-6.

*display*

A device that provides a visual presentation of an electronic signal. Page A-24.

*D-type flip-flop*

D stands for delay. A flip-flop whose output is a function of the input that appeared one clock pulse earlier; for example, if a logic 1 appeared at the input, the output after the next clock pulse will be a logic 1. Page 11-5.

*driver*

A digital circuit element coupled to the output stage of a circuit to increase the power- or current-handling capability, or fan-out, of the stage. For example, a clock driver is used to supply the current necessary for a clock line. See buffer gate. Page 14-21.

*edge-triggered flip-flop*

A type of flip-flop in which some minimum clock signal rate of change, in Volts/second, is one necessary condition for an output change to occur. Page 13-6.

*to enable*

To permit the passage of a digital signal into or through a digital device or circuit. Page 11-12.

*to encode*

To use a code, frequently one composed of binary numbers, to represent individual characters or groups of characters in a message. To change from one digital code to another. If the codes are greatly different, the process is called code conversion. Pages 1-5 and 12-6.

*fall time*

The time required for the negative trailing edge of a pulse to decrease from 90% to 10% of its initial value. In digital electronics, the measured length of time required for an output voltage of a digital circuit to change from a high voltage level (logic 1) to a low voltage level (logic 0). Page 11-10.

*fan-in*

The input load requirements of a digital input to an integrated circuit chip. For the TTL logic family, the input load requirement is normalized to a value of 1 for regular TTL. A fan-in of 1 corresponds to 1.6 mA. Page 10-16.

*fan-out*

The number of parallel loads within a given logic family, such as TTL, that can be driven from one output of a logic circuit. A standard TTL chip has a fan-out of 10, which means that it can drive ten standard TTL loads each with a fan-in of 1. A fan-out of 10 in TTL corresponds to 16 mA. Pages 10-16 and 14-21.

<i>flip-flop</i>	A circuit having two stable states and the capability of changing from one state to another with the application of a control signal, and remaining in that state after the removal of signals. Page 11-2.
<i>Exclusive-OR gate</i>	A binary circuit with two inputs and a single output, in which the output is logic 1 when the inputs are at different logic states, and the output is logic 0 if both inputs are at the same logic states. Page 7-11.
<i>gate (logic device)</i>	A circuit having two or more inputs and one output, the output of which depends upon the combination of the logic signals at the inputs. There are four basic gates, called AND, OR, NAND, and NOR. Pages 7-2, 14-6, and 14-15.
<i>gate (gating device)</i>	A circuit having two or more inputs and one output. One of the inputs can be clearly identified as a data input, with the remaining inputs being gating inputs. The logic state of the gating inputs determine whether or not the input data can appear at the output. Page 14-6.
<i>to gate</i>	To control the passage of a digital signal through a digital circuit. Page 14-15.
<i>gate circuit</i>	A circuit that passes a signal only when a gating pulse is present. An electronic circuit with one or more inputs and one output with the property that a pulse goes out on the output line if and only if some specified combination of pulses occurs on the input lines. Page 14-20.
<i>gate pulse</i>	A pulse that enables a gate circuit to pass a signal. The gate pulse generally has a longer duration than the signal to ensure time coincidence. Page 14-20.
<i>gate signal</i>	See gate pulse. A signal that permits a gate circuit to pass a signal. Page 14-20.
<i>gated buffer</i>	A low-impedance driver circuit that may be used as a line driver for pulse differentiation or in multivibrators. In general, a buffer that is gated. Page 14-20.
<i>gated driver</i>	In general, a driver that is gated. Page 14-21.
<i>gating circuit</i>	A circuit that operates as a selective switch and allows conduction only during selected time intervals or when the signal magnitude is within specified limits. Page 14-21.
<i>gating pulse</i>	A pulse that modifies or controls the operation of a gate circuit. Page 14-21.
<i>gating signal</i>	A digital signal that modifies or controls the operation of a gate circuit. Page 14-21.
<i>general purpose registers</i>	For an 8080-based microcomputer, six eight-bit registers that temporarily store signal bytes of information. The registers are called B, C, D, E, H, and L. Page 6-2.

# A-8

<i>glitch</i>	An unwanted pulse or logic state, usually caused by poor design and/or propagation delays. Page 13-13.
<i>hardware</i>	The mechanical, magnetic, electronic, and electrical devices from which a computer is fabricated; the assembly of material forming a computer. Page 16-7.
<i>hexadecimal code</i>	A digital code based upon the radix 16, in which the decimal numbers 0 through 9 and the letters A through F represent the sixteen distinct states in the code. Page 12-2.
<i>HI address byte</i>	The eight most significant bits in the 16-bit memory address word for the 8080 microprocessor chip. Abbreviated H or HI. Pages 2-8 and 3-5.
<i>hierarchy</i>	A series of items classified according to rank or order. Page 16-10.
<i>immediate byte</i>	A data byte that is contained within a multi-byte computer instruction. Page 3-8.
<i>Inclusive OR</i>	See OR gate. Page 7-9.
<i>increment</i>	To increase the value of a binary word by one. Page 3-8.
<i>instruction</i>	A set of characters that define an operation, alone or together with other information, and which, as a unit, causes a computer to perform the operation. Pages 2-3 and 3-2.
<i>instruction cycle</i>	For an 8080-based microcomputer, a successive group of machine cycles, as few as one or as many as five, which together perform a single microprocessor instruction. Page 2-5.
<i>integrated circuit</i>	Abbreviated IC. (1) A combination of interconnected circuit elements inseparably associated on or within a continuous substrate. (2) Any electronic device in which both active and passive elements are contained in a single package. In digital electronics, the term chiefly applies to circuits containing semiconductor elements. Page 10-2.
<i>inverter</i>	A digital device that complements an input digital signal. Page 7-9.
<i>language</i>	The whole body of words and of methods of combination of words used by a nation, people, or race. Page 1-2.
<i>latch</i>	A simple logic storage element. A feedback loop used in a symmetrical digital circuit, such as a flip-flop, to retain a logic state. Page 11-5.
<i>LED lamp monitor</i>	A light-emitting diode (LED) that is lit in the logic 1 state and unlit in the logic 0 state. Page A-23.
<i>LO address byte</i>	The eight least significant bits in the 16-bit memory address word for an 8080 microprocessor chip. Abbreviated L or LO. Pages 2-8 and 3-5.

<i>logical instruction</i>	A logic operation that is performed on a pair of multi-bit data words, in which the corresponding bits of each word participate in two-bit logic operations such as AND, OR, and Exclusive-OR. Page 8-2.
<i>logic switch</i>	A mechanical device that applies either a logic 0 or a logic 1 state at its output terminal. Page 9-12.
<i>machine code</i>	A binary representation of a computer instruction. Page 2-4.
<i>masking</i>	A logical technique in which certain bits of a multi-bit word are blanked out or inhibited. Page 8-13.
<i>memory</i>	Any device that can store logic 0 and logic 1 bits in such a manner that a single bit or group of bits can be accessed and retrieved. Page 2-6.
<i>memory address</i>	The storage location of a memory word. Page 2-7.
<i>mnemonic code</i>	Computer instructions written in a form the programmer can easily remember, but which must be converted into machine code later by a computer or by the user. Page 2-4.
<i>mnemonic language</i>	A programming language that is based upon easily remembered symbols and that can be assembled into machine code by a computer. Page 2-4.
<i>mnemonic instruction</i>	Computer instructions that are written in a meaningful notation, e.g., ADD, SUB, MOV, MPY, DIV, and STO. Page 2-4.
<i>mnemonic operation</i>	See mnemonic instruction. Page 2-4.
<i>mnemonic symbol</i>	A symbol chosen so that it assists the human memory; e.g., the abbreviation MPY used for "multiply". Page 2-4.
<i>microcomputer</i>	A fully operational digital computer that is based upon a microprocessor chip or microprocessor chip family. Page 2-2.
<i>modulo</i>	The number of distinct states a counter goes through before repeating. Page 13-2.
<i>monostable multivibrator</i>	A digital circuit that has only one stable state, from which it can be triggered to change the state, but only for a predetermined time interval, after which it returns to the original state. Also called one-shot multivibrator, single-shot multivibrator, or start-stop multivibrator. Page 15-2.
<i>multiplexer</i>	A digital device that can select one of a number of inputs and pass the logic state of that input on to the output. Page A-31.
<i>NAND gate</i>	A combination of a NOT function and an AND function in a binary circuit that has two or more inputs and one output. The output is logic 0 only if all inputs are logic 1; it is logic 1 if any input is logic 0. Page 7-8.



<i>negative edge</i>	The transition from logic 1 to logic 0 in a clock pulse. Page 13-6.
<i>NOR gate</i>	An OR gate followed by an inverter to form a binary circuit in which the output is logic 0 if any of the inputs is logic 1 and is logic 1 only if all the inputs are logic 0. Page 7-10.
<i>NOT gate</i>	A binary circuit with a single output that is always the opposite of the single input. Also called an inverter circuit. Page 7-9.
<i>octal code</i>	Pertaining to a binary coded numbering system with the radix 8, in which the natural binary values of 0 through 7 are used to represent octal digits with values from 0 to 7. Page 1-5.
<i>operation</i>	A specific action which a computer will perform whenever an instruction calls for it, e.g., addition, subtraction, OR, AND, etc. Page 3-2.
<i>operation code</i>	For an 8080-based microcomputer, the eight-bit code for the specific action that the 8080 microprocessor chip will perform. Page 3-5.
<i>positive edge</i>	The transition from logic 0 to logic 1 in a clock pulse. Page 13-6.
<i>propagation delay</i>	A measure of the time required for a logic signal to travel through a logic device or series of logic devices forming a logic string. It occurs as the result of four types of circuit delays--storage, rise, fall, and turn-on delay--and is the time between when the input signal crosses the threshold-voltage point and when the responding output voltage crosses the same voltage point. Page 11-10.
<i>pulsar</i>	A logic switch that generates a single clock pulse. Page 9-12.
<i>race</i>	The condition that occurs when changing the state of a system requires a change in two or more state variables. If the final state is affected by which variable changes first, the condition is a critical race. Also, the condition that exists when a signal is propagated through two or more memory elements during the same clock period. Page 11-11.
<i>radix</i>	See base. Page 1-4.
<i>read</i>	To transmit data from a specific memory location to some other digital device. A synonym for retrieve. Page 16-15.
<i>read/write memory</i>	A semiconductor memory into which logic 0 and logic 1 states can be written (stored) and read out (retrieved) again. Page 2-6.
<i>read-only memory</i>	A semiconductor memory from which digital data can be repeatedly read out, but cannot be written into as in the case for read/write memory. Page 2-7.

<i>register</i>	A short-term digital electronic storage circuit the capacity of which is usually one computer word or byte. Page 3-7.
<i>resistance</i>	A property of conductors which, depending on their dimensions, material, and temperature, determine the current produced by a given difference of potential. That property of a substance which impedes current and results in the dissipation of power in the form of heat. The practical unit of resistance is the ohm. It is defined as the resistance through which a difference of potential of one volt will produce a current of one ampere. Page 9-11.
<i>resistor</i>	A device connected into an electrical circuit to introduce a specified resistance. Page 9-11.
<i>rise time</i>	The time required for the positive leading edge of a pulse to rise from 10% to 90% of its final value. It is proportional to the time constant and is a measure of the steepness of the wavefront. In digital electronics, the measured length of time required for an output voltage of a digital circuit to change from a low voltage level (logic 0) to a high voltage level (logic 1). Page 11-10.
<i>schematic diagram</i>	A printed representation of electronic devices that are wired to form a useful electronic circuit. Page 9-10.
<i>single-byte instruction</i>	An instruction consisting of eight contiguous bits that occupy a single memory location. Page 3-2.
<i>to strobe</i>	To activate a digital circuit. See to enable. Pages 11-12 and 14-16.
<i>switch</i>	A mechanical or electrical device that completes or breaks the path of the current or sends it over a different path. Page 14-21.
<i>symbol</i>	A written character or mark used to represent something; a letter, figure, or sign conventionally standing for some object, process, etc. Page 9-10.
<i>synchronous</i>	Operation of a clocked logic system with the aid of a clock pulse generator. All actions take place synchronously with the clock. Page 16-17.
<i>synchronous inputs</i>	Those terminals on a flip-flop through which data can be entered but only upon command of the clock. These inputs do not have direct control of the output such as those of a gate, but only when the clock permits and commands. Called JK inputs and D input. Page 11-5.
<i>three-byte instruction</i>	An instruction consisting of information that occupies three successive memory locations. Page 3-2.
<i>to trigger</i>	A pulse that starts an action. It may also be the edge of a pulse. See to enable. (Proper noun): A famous horse. Pages 11-12, 13-6, and 14-21.

<i>truth table</i>	A tabulation that shows the relationship of all output logic levels of a digital circuit to all possible combinations of input logic levels in such a way as to characterize the circuit functions completely. Page 7-3.
<i>two-byte instruction</i>	An instruction consisting of information that occupies two successive memory locations. Page 3-2.
<i>word</i>	The number of bits that a computer can manipulate simultaneously. Page 2-6.
<i>write</i>	To transmit data from some other digital device into a specific memory location. A synonym for store. Page 16-15.
<i>XOR</i>	See Exclusive-OR gate. Page 7-11.
<i>preset</i>	An asynchronous input that is used to control the logic state of the Q output of a flip-flop. Signals entered through this input cause the Q output to go to logic 1. The preset input cannot cause the Q output to go to logic 0. Page 11-17.
<i>reset</i>	An asynchronous input that is used to control the logic state of the Q output of a flip-flop. Signals entered through this input cause the Q output to go to logic 0. The reset input cannot cause the Q output to go to logic 1. Page 11-17.
<i>clear</i>	See reset. Page 11-17.
<i>set</i>	See preset. Page 11-17.

## BUGBOOK VI

In this appendix, we continue the summary of the definitions for important concepts of digital electronics and microcomputers that we started in Bugbook V. The page number in this Bugbook at which this concept is discussed is given at the end of each definition. We acknowledge the following sources for the definitions used:

- o Rudolf F. Graf, *Modern Dictionary of Electronics*, Howard W. Sams & Co., Inc., Indianapolis, 1972.
- o Microdata Corporation, *Microprogramming Handbook*, Santa Ana, California, 1972.
- o Donald Eadie, *Introduction to the Basic Computer*, Prentice-Hall, Inc., Englewood Cliffs, New Jersey, 1973.
- o Abraham Marcus and John D. Lenk, *Computers for Technicians*, Prentice-Hall, Inc., Englewood Cliffs, New Jersey, 1973.
- o Peter R. Rony, David G. Larsen, and Jonathan A. Titus, *Bugbook III. Microcomputer Interfacing Experiments Using the Mark 80 Microcomputer, an 8080 System*, E&L Instruments, Inc., Derby, Connecticut, 1975.

\*\*\*

<i>absolute decoding</i>	The decoding of a binary number to produce a unique pulse, select a unique memory address, etc. Pages 17-9 and 17-39.
<i>accumulator</i>	The register and associated digital electronic circuitry in the arithmetic/logic unit (ALU) of a computer in which arithmetic and logical operations are performed. Page 18-8.
<i>accumulator I/O</i>	A term associated with 8080-based microcomputer systems. The I/O instructions are IN and OUT and the data transfer occurs between the I/O device and the accumulator within the 8080 chip. Pages 20-2, 20-40, and 21-2.
<i>addend</i>	A quantity which, when added to another quantity (called the augend), produces a result called the sum. Pages 18-74 and 20-35.
<i>address</i>	A group of bits that identify a specific memory location or I/O device. An 8080 microcomputer uses sixteen bits to identify a specific memory location and eight bits to identify an I/O device. Page 16-12.
<i>address select pulse</i>	A software generated clock pulse from a microcomputer that is used to strobe the operation of a memory mapped I/O device. Page 21-3.
<i>address bus</i>	A unidirectional bus over which digital information appears to identify either a particular memory location or a particular I/O device. The 8080 address bus is a group of sixteen lines. Page 16-12.

<i>analog-to-digital converter</i>	A circuit that changes a continuously varying voltage or current into a digital output. Page 22-46.
<i>augend</i>	In an arithmetic addition, the number increased by having another number, called the addend, added to it. Pages 18-35 and 20-35.
<i>bidirectional data bus</i>	A data bus in which digital information can be transferred in either direction. With reference to an 8080-based microcomputer, the bidirectional data path by which data is transferred between the CPU, memory, and input/output devices. Page 16-12.
<i>bus</i>	A path over which digital information is transferred, from any of several sources to any of several destinations. Only one transfer of information can take place at any one time. While such transfer of information is taking place, all other sources that are tied to the bus must be disabled. Page 16-12.
<i>bus monitor</i>	A binary, octal, or hexadecimal display that monitors and displays the data that appears on the bidirectional data bus. Page 17-20.
<i>byte</i>	A group of eight contiguous bits that are operated on as a unit or occupy a single memory location. Page 18-12.
<i>central processing unit (mainframe computer)</i>	Also called central processor. That part of a computer system which contains the main storage, arithmetic unit, and special register groups. Performs arithmetic operations, controls instruction processing, and provides timing signals and other housekeeping operations. Page 16-13.
<i>central processing unit (microprocessor)</i>	A single integrated circuit chip that performs data transfer, control, input/output, arithmetic, and logical instructions by executing instructions obtained from memory. Page 16-13.
<i>control</i>	Those parts of a computer which carry out instructions in proper sequence, interpret instructions, and apply proper signals. <sup>18</sup> Page 16-12.
<i>control bus</i>	A set of signals that regulate the operation of the microcomputer system, including I/O devices and memory. They function much like "traffic" signals or commands. They may also originate in the I/O devices, generally to transfer to or receive signals from the CPU. A unidirectional set of signals that indicate the type of activity--memory read, memory write, I/O read, I/O write, or interrupt acknowledge--in current process. Page 16-12.
<i>controller</i>	An instrument that holds a process or condition at a desired level or status as determined by comparison of the actual value with the desired value. Page 16-7.
<i>CPU</i>	Abbreviation for central processing unit. Page 16-13.
<i>data logger</i>	An instrument that automatically scans data produced by another instrument or process, and records readings of the data for future use.

<i>device code</i>	In an 8080-based microcomputer, the 8-bit code for a specific input or output device. Page 17-6.
<i>device select pulse</i>	A software generated clock pulse from a microcomputer that is used to strobe the operation of an accumulator I/O device. Pages 17-2 and 21-2.
<i>digital-to-analog converter</i>	A circuit that changes a digital input into a continuously varying voltage or current. Page 22-39.
<i>double-precision arithmetic</i>	1. Using two computer words to represent a number, usually to obtain greater accuracy than a single word of computer storage is capable of providing. 2. Arithmetic used when more accuracy is necessary than a single word of computer storage will provide. Page 18-36.
<i>exclusive masking</i>	A masking technique in which one either clears or sets (seldom used) all bits not operated upon. Page 18-45.
<i>fetch</i>	One of the two functional parts of an instruction cycle. The collective actions of acquiring a memory address and then an instruction or data byte from memory. Page 18-12.
<i>flag</i>	Some sort of digital register or device used to indicate the state or status of a device. It can be cleared or set in response to an operation. Page 23-2.
<i>general purpose register</i>	In the 8080 microprocessor chip, 8-bit registers that can participate in arithmetic and logical operations with the contents of the accumulator. Page 18-8.
<i>hardware</i>	The mechanical, magnetic, electronic, and electrical devices from which a computer is fabricated; the assembly of material forming a computer. <sup>15</sup> Page 16-7.
<i>inclusive masking</i>	A masking technique in which one leaves unaltered all bits not operated upon. Page 18-45.
<i>input/output</i>	General term for the equipment used to communicate with a computer and the data involved in the communication. Page 16-19.
<i>I/O device</i>	Input/output device. A card reader, magnetic tape unit, printer, or similar device that transmits to or receives data from a computer or secondary storage device. In a more general sense, any digital device, including a single integrated circuit chip, that transmits data to or receives data or strobe pulses from a computer. Page 16-13.
<i>instruction code</i>	A unique 8-bit binary number that encodes an operation that the 8080 microprocessor chip can perform. Page 18-11.
<i>instruction decoder</i>	A decoder within the 8080 microprocessor chip that decodes the instruction code into a series of actions that the microprocessor performs. Page 18-11.

<i>instruction register</i>	The 8-bit register in the 8080 microprocessor chip that stores the instruction code of the instruction being executed. Page 18-11.
<i>interrupt</i>	In a digital computer, a break in the normal execution of a computer program such that the program can be resumed from that point at a later time. Pages 16-15 and 23-10.
<i>interrupt instruction register</i>	An external 8-bit register that permits an instruction to be jammed into the instruction register within an 8080 chip during an interrupt. Page 23-49.
<i>machine cycle</i>	A subdivision of an instruction cycle during which time a related group of actions occur within the microprocessor chip. All instructions are combinations of one or more machine cycles. Page 17-16.
<i>masking</i>	A logical technique in which certain bits of a word are blanked out or inhibited. Page 18-45.
<i>memory</i>	Any device that can store logic 0 and logic 1 bits in such a manner that a single bit or group of bits can be accessed and retrieved. Page 16-13.
<i>memory I/O</i>	See memory mapped I/O. Page 20-2.
<i>memory mapped I/O</i>	A term associated with 6800, 8080, and other microcomputer systems. The I/O instructions are memory reference instructions and the data transfer occurs, in the case of the 8080 chip, between the I/O device and any of the general purpose registers within the chip. Pages 20-2, 21-2, and 21-38.
<i>memory address</i>	See address. Page 16-12.
<i>multilevel interrupt</i>	Several independent interrupt lines are provided, each of which causes a specific action. Polling is not needed unless multiple devices are ORed to one of the inputs. Page 23-10.
<i>nibble</i>	A group of four contiguous bits that are operated on as a unit or occupy a single memory location. Page 18-37.
<i>open collector output</i>	An output from an integrated circuit device in which the final pull-up resistor in the output transistor for the device is missing and must be provided by the user before the circuit is complete. Page 17-12.
<i>polling</i>	A periodic checking of input/output or control devices to determine their condition or status, e.g., full/empty, on/off, busy/ready, done/not done, etc. Page 23-9.
<i>priority interrupts</i>	Interrupts that are ordered in importance so that some interrupting devices take precedence over others. Page 23-18.
<i>program counter</i>	The 16-bit register in the 8080 chip that contains the memory address of the next instruction byte that must be executed in a computer program. Pages 18-8 and 18-49.

<i>PSW</i>	Abbreviation for processor status word. The contents of the accumulator and the five status flags in the 8080 microprocessor chip. Page 18-61.
<i>real-time clock</i>	Refers to a device that provides interrupts at regular time intervals, frequently twice the AC line frequency. It allows maintenance of an accurate time of day clock and the measurement of elapsed time. Pages 22-10 and 23-20.
<i>register</i>	A short-term digital electronic storage circuit the capacity of which usually is one computer word. Page 18-8.
<i>service routine</i>	A computer subroutine that services an interrupting device. Page 23-20.
<i>single-line interrupt</i>	An interrupt signal that is input to the computer on a single line and causes a well defined action to take place. Multiple devices must be ORed onto this line and a polling routine must determine which device caused the interrupt. Page 23-10.
<i>software</i>	The totality of programs and routines used to extend the capabilities of computers, including compilers, assemblers, linker-loaders, narrators, translators, and subroutines. Contrasted with hardware. Page 16-7.
<i>stack pointer</i>	The 16-bit register in the 8080 microprocessor chip that stores the memory address of the top of the stack, which is a region of read/write memory that stores temporary information. Page 18-11.
<i>sync</i>	Short for synchronous, synchronization, synchronizing, etc. Page 16-17.
<i>synchronization pulses</i>	Pulses originated by the transmitting equipment and introduced into the receiving equipment to keep the equipment at both locations operating in step. Page 16-17.
<i>to synchronize</i>	To lock one element of a system into step with another. Page 16-17.
<i>synchronous</i>	In step or in phase, as applied to two devices or machines. A term applied to a computer, in which the performance of a sequence of operations is controlled by clock signals or pulses. At the same time. Page 16-17.
<i>synchronous computer</i>	A digital computer in which all ordinary operations are controlled by a master clock. Page 16-17.
<i>synchronous inputs</i>	Those inputs of a flip-flop that do not control the output directly, as do those of a gate, but only when the clock permits and commands. Page 16-17.
<i>synchronous logic</i>	The type of digital logic used in a system in which logical operations take place in synchronism with clock pulses. Page 16-17.
<i>synchronous operation</i>	Operation of a system under the control of clock pulses. Page 16-17.



<i>three-state device</i>	A semiconductor logic device in which there are three possible output states: (1) a logic 0 state, (2) a logic 1 state, and (3) a state in which the output is, in effect, disconnected from the rest of the circuit and has no influence upon it. Page 19-3 and Unit Number 19.
<i>timing loop</i>	A software loop that requires a precise period of time for its execution. Page 17-3.
<i>TRI-STATE<sup>®</sup> device</i>	See three-state device. Page 19-3 and Unit Number 19.
<i>vectored interrupt</i>	Each device points, or vectors, the computer's control to specific software service routines for the interrupting devices. Page 23-12.
<i>word</i>	A group of contiguous bits occupying one or more storage locations in a computer. Page 18-11.
<i>write</i>	To transmit data from some other digital device into a specific memory location. A synonym for store. Page 16-15.
<i>read</i>	To transmit data from a specific memory location to some other digital device. A synonym for retrieve. Page 16-15.

APPENDIX 4: OUTBOARDS<sup>®</sup>

An *Outboard*<sup>®</sup> is a registered trademark of E&L Instruments, Inc. for an auxiliary function mounted on a small printed circuit board that attaches directly to a SK-10 socket and obtains +5 volts and GROUND power connections from the outer two rows of solderless terminals. Input-output pins are electrically tied to the sets of five solderless terminals in the interior of the breadboarding socket. The characteristics of an Outboard can best be seen with the aid of Figure A-1, which is a bottom view of the LR-7 dual pulser Outboard. The Outboard makes connections with the SK-10 socket in six locations: +5 volts at the outer row of *power bus terminals*, 0 volts at the inner row of *power bus terminals*, and four *input terminals*. To make these connections, you just gently press the Outboard into the socket at the appropriate places anywhere along the edges of the socket. The advantages of the Outboard concept are that the Outboards are compact, easily repaired if damaged, inexpensive, portable, and can be located almost anywhere on the SK-10 breadboarding socket.

The Outboards can be grouped into several different categories:

- Display Outboards: LR-6 lamp monitor Outboard  
LR-4 seven-segment display Outboard  
LR-29 latch/display Outboard  
LR-27 octal latch/display Outboard  
LR-28 three digit latch/display Outboard
- Digital input Outboards: LR-2 logic switch Outboard  
LR-7 dual pulser Outboard  
LR-5 clock Outboard  
LR-20 monostable Outboard  
LR-10 programmable timer Outboard
- Communications Outboards: LR-21 UART Outboard  
LR-14 TTL/20 mA current loop interface Outboard  
LR-13 TTL/RS-232C interface Outboard
- Digital function Outboards: LR-19 latch Outboard  
LR-22 decoder Outboard  
LR-17 decade counter Outboard  
LR-18 binary counter Outboard  
LR-23 multiplexer Outboard  
LR-12 driver/inverter/NOR Outboard

There also exist the LR-1 power Outboard and the LR-25 breadboarding station Outboard.

## POWER OUTBOARDS

Power is applied to a separate SK-10 breadboarding socket with the aid of the LR-1 Power Outboard (Figure A-2) or a similar circuit on the LR-25 Breadboarding Station

Figure A-1. Bottom view of the LR-7 Outboard that shows the two power pins and four input-output pins.




Figure A-2. The LR-1 Power Outboard.






Figure A-3. The LR-25 Breadboarding Station Outboard.



Outboard, shown above in Figure A-3. The power circuitry on these two Outboards provide a remarkable amount of control over and information about the DC power applied to the SK-10 solderless breadboard. The light-emitting diode (LED) indicates when there is DC power that is properly applied to the breadboard, when there is no DC power, when the alligator clips have been improperly connected to the lantern battery or power supply terminals (the LED will be unlit), and finally, when the lantern battery voltage is low (the LED will be dimly lit). The rectifier diode prevents adverse consequences that could result from the improper connection of the alligator clips to the battery terminals. If such clips are connected improperly, no voltage will be applied to the breadboard the LED will not light. An example of the use of a lantern battery to apply power to the SK-10 breadboarding socket is shown in Figure A-4.

Figure A-4. An example of the use of a lantern battery for the application of power to the SK-10 breadboard. The LR-1 Power Outboard is all that is required to apply power to 50 of the power bus terminals. The remaining 50 power bus terminals are tied to the first 50 via jumper wires, which should always remain in place.



## LOGIC SWITCH OUTBOARDS

A *logic switch* is a mechanical device that applies either a logic 0 or a logic 1 state at its output terminal. The LR-2 Logic Switch Outboard, which is shown in Figure A-5 and is also present on the LR-25 Outboard in Figure A-3, provides four logic switch that switch between 0 volts (logic 0) and +5 volts (logic 1). The LR-2 Outboard can be located on either side of the breadboard.




Figure A-5. The LR-2 Logic Switch Outboard




Figure A-6. The LR-6 LED Lamp Monitor Outboard.


## LED LAMP MONITOR OUTBOARDS

A *LED lamp monitor* is a light-emitting diode (LED) that is lit in the logic 1 state and unlit in the logic 0 state. It is used as display for binary digital signals. The LR-6 LED Lamp Monitor Outboards contains four LED lamp monitors, and the LR-25 Outboard contains eight LED lamp monitors. The former is shown in Figure . The use of transistor LED lamp drivers reduces the current to each lamp monitor to a level of only 1.5 mA.

## PULSER OUTBOARDS

A *pulser* is a logic switch that generates a single *clock pulse*, which is a complete logic cycle from logic 0 to logic 1 and back to logic 0, or from logic 1 to logic 0 and back to logic 1. In order to create a pulser, you must eliminate *contact bounce* from the mechanical switch that is being used as the pulser. Contact bounce, the uncontrolled making and breaking of contact when the switch contacts are opened or closed, is a common occurrence in most mechanical switches. In some digital applications, such bouncing is not a problem. However, in most digital circuits, it is imperative that the output from a pulser be bounce free, thus permitting its use in *clocked* digital circuits, *i.e.*, circuits that require properly timed clock pulses for their operation. The LR-7 Dual Pulser Outboard, a top view of which is shown in Figure A-7 and a bottom view in Figure A-1, uses four 2-input NAND gates in a single 7400 integrated circuit chip to produce a pair of *debounced pulsers*, *i.e.*, pulsers whose outputs do not exhibit contact bounce. Complementary logic 0 and logic 1 outputs, labeled as "0" and "1", respectively, are provided for each pulser on the LR-7 Outboard and also on the LR-25 Outboard (Figure A-3). To activate each pulser, push the plastic button in, not down, using a fingernail, small screwdriver, ballpoint pen, or other small blunt tool.

Figure A-7. The LR-7 Dual Pulser Outboard.



## DISPLAY AND LATCH/DISPLAY OUTBOARDS

A *display* is a device that provides a visual presentation of an electronic signal. A lamp monitor is a display for a single bit of binary information. Four lamp monitors can display four bits of binary information.

In digital electronics, you will be required to display the following types of information:

- o Single bits

The logic states of individual *flags*, the outputs from gates, and the outputs from flip-flops.

- o Four bits

Binary-coded decimal (BCD) code, hexadecimal code, and other four-bit binary codes, such as those used in four-bit microprocessor chips.

- o Eight-bit octal code

Eight-bit codes--instruction codes, device codes, memory address bytes, and data bytes--employed in an eight-bit microcomputer such as the Dyna-Micro; eight-bit binary codes such as ASCII code or EBCDIC.

- o Multiples of four bits

The display of decimal numbers in BCD code in counters, frequency meters, digital multimeters, panel meters, and other digital instrumentation.

Outboards are available for each of these types of information.

For the display of single bits, the LR-2 Outboard is employed. For the display of four bits, the LR-2 Outboard, LR-4 Seven-segment LED Display Outboard (Figure A-8), or LR-29 Latch/Display Outboard (Figure A-9) are used. The seven-segment Outboard contains a display in which seven segments are spatially arranged in such a manner that the digits 0 through 9 can be represented through the selective lighting of certain segments. On the LR-4 Outboard there is a 7447 decoder/driver integrated circuit chip, a Hewlett-Packard 5082-7730 or Opco SLA-1 numeric display, and seven *current-limiting resistors* to prevent the display from burning out. The four inputs, ABCD, to the Outboard generate 0 through 9, five unusual symbols, and a blank display, *i.e.*, the four inputs generate sixteen unique display states. Also present on the Outboard are three additional inputs to the 7447 chip, the BLANKING INPUT (I), BLANKING OUTPUT (O), and LAMP TEST (T).

The LR-29 Single Latch/Display Outboard contains a single numeric or hexadecimal indicator manufactured by Hewlett-Packard. Five input pins to the Outboard serve as the four ABCD binary-coded decimal or hexadecimal inputs plus a strobe (STB) input that permits you to *latch*, or store, a four-bit input indefinitely. All of the latch/display Outboards, including the LR-27, LR-28, and LR-29, are based upon the remarkable 5082-7300 series of numeric and hexadecimal indicators manufactured by the Hewlett-Packard Company. The indicators are eight-pin displays, either decimal or hexadecimal, that contain a built-in decoder/driver and latch. In contrast to the LR-4 Outboard, the indicator display is a  $4 \times 7$  dot matrix that is very easy to read. This dot matrix permits the 5082-7340 indicator to exhibit hexadecimal characters, *i.e.*, A, B, C, D, E, and F, which represent the decimal numbers 10 through 15. The numeric display exhibits blanks for such characters.

Figure A-8. The LR-4 Seven-Segment LED Display Outboard. On this Outboard, the 1248 input notation is used instead of ABCD. The correspondence between the two types of notation is as follows: A = 1, B = 2, C = 4, and D = 8.




Figure A-9. The LR-29 Single Latch-Display Outboard.






Figure A-10. The LR-27  
Octal Latch/Display  
Outboard.





Figure A-11. The LR-28  
Three Digit Latch/Display  
Outboard.



For the display of eight-bit octal code, which is discussed in Unit Number 1, the LR-27 Octal Latch/Display Outboard is used. This Outboard contains three sets of numeric indicators, as shown in Figure A-10, each of which has its D input grounded. Two sets of indicators have A, B, and C inputs, whereas the third set has the C input grounded and only A and B inputs. The strobe (STB) inputs to the three indicators are tied together so that you can store an entire eight-bit three-octal-digit word. This Outboard is specifically for use as a *bus monitor* on the Dyna-Micro microcomputer. It permits you to monitor many of the data transfers over the 8080A microprocessor data bus, which is an eight-bit data bus.

For the display of several decimal digits each of which is encoded in four-bit BCD code, the LR-28 Three Digit Latch/Display Outboard is used. This Outboard contains three numeric or hexadecimal indicators and three sets of ABCD inputs to each indicator. The strobe inputs to all three indicators are tied together so that you can store a three-decimal number. A pair of indicators on this Outboard can also be used to monitor an eight-bit microcomputer byte in two-hexadecimal-digit code. This Outboard is shown in Figure A-11 on the following page.

#### CLOCK OUTBOARDS

A *clock* is any device that generates at least one *clock pulse*, which is a complete logic cycle, *i.e.*, a transition from logic 0 to logic 1 and back to logic 0, or a transition from logic 1 to logic 0 and back to logic 1. We have repeated this very important definition for a clock pulse in our description of the pulser Outboards. The LR-5 Clock Outboard (Figure A-12), which is also present on the LR-25 Outboard (Figure A-3), generates a sequence of clock pulses, called a *train of clock pulses*, the frequency of which depends upon the value of the timing capacitor that is inserted into the socket pins associated with the clock Outboard. Such socket pins are easily identifiable on both the LR-5 and LR-25 Outboards. In the absence of an inserted capacitor, the frequency of the clock Outboard is approximately 90 kHz. Suitable capacitors range from 10 pF to 100  $\mu$ F. If you use electrolytic capacitors, you will have to locate the negative socket pin; for the LR-5 Outboard, it is the pin directly below the letters LR5. The heart of these clock Outboards is the 555 timer integrated circuit chip, which provides that has a frequency stability of better than 0.1%. On the LR-5 Outboard, a LED indicator gives you a visual indication that the clock is operating properly. A 0.33  $\mu$ F capacitor provides a clock frequency of approximately 0.7 Hz; your clock frequency for an identical timing capacitor may vary within  $\pm 20\%$  of this value. The correct output pin from this Outboard is labeled CLK. External resistors may be added at the remaining input pins to increase the upper frequency limit of the LR-5 Outboard. The correct output pin from the LR-25 Outboard is labeled CK, as shown in Figure A-3.

#### BREADBOARDING STATION OUTBOARD

The LR-25 Breadboarding Station Outboard, shown in both Figure A-3 and A-13, consolidates the LR-1, LR-2, LR-5, LR-6 (two), LR-7, and LR-26 individual Outboards into a single Outboard that serves as essentially a complete digital electronics breadboarding station. With it, you can perform any experiment that requires no more than four logic switches, two debounced pulsers, one clock, eight lamp monitors, and a latch-display that is tied in parallel to four of the lamp monitors.

Figure A-12. The LR-5 Clock Outboard. The timing capacitor is inserted into the two socket pins between which is the letter C.





Figure A-13. The LR-25 Breadboarding Station Outboard.



### DECODER OUTBOARD

In a subsequent module, you will learn how to decode the microcomputer *device codes* to produce individual *device select pulses* that you can use to enable or disable digital electronic devices. The LR-22 Decoder Outboard, which is shown in Figure A-14, contains a single 74154 4-line-to-16-line integrated circuit chip and a 16-pin DIP socket. This Outboard can be used to supplement the five device select outputs that are already present on the Dyna-Micro microcomputer (in the I/O decoder block). Each LR-22 Outboard can generate sixteen different device select pulses.

### MONOSTABLE OUTBOARD

A *monostable multivibrator* is a digital circuit that has only one stable state, from which it can be triggered to change the state, but only for a predetermined time interval, after which it returns to the original state. Such a circuit can be used to generate individual clock pulses of precise time duration. The LR-20 Monostable Outboard (Figure A-15) contains a 74122 retriggerable monostable multivibrator chip that generates single clock pulses with the aid of a small 25 k $\Omega$  potentiometer and external capacitors. Pulse widths ranging from 70 ns to 5 ms can be readily generated.

### LATCH OUTBOARD

A *latch* is a simple binary information storage element. A single latch stores one bit of information. The LR-19 Latch Outboard (Figure A-16) contains a single 74175 positive-edge-triggered latch chip. This chip is a 4-bit memory that has a STROBE and a CLEAR input and complementary outputs, Q and  $\bar{Q}$ . This Outboard is useful for latching four bits of information from the Dyna-Micro microcomputer. A device select pulse is applied at the STROBE input to acquire and store data.




Figure A-14. The LR-22 Decoder Outboard.

A-30

Figure A-15. The LR-20  
Monostable Outboard.





Figure A-16. The LR-19  
Latch Outboard.



## MULTIPLEXER OUTBOARD

A *multiplexer* is a digital device that can select one of a number of inputs and pass the logic state of that input on to the output. This device acts as a unidirectional single-pole multiposition switch that passes information only from input to output. The LR-23 Multiplexer Outboard contains a 16-line-to-1-line 74150 multiplexer/data selector integrated circuit chip. The Outboard is shown in Figure A-17.

## COUNTER OUTBOARDS

The LR-17 Decade Counter and LR-18 Binary Counter Outboards are based, respectively, on the popular 7490 and 7493 integrated circuit chips. A *decade counter* is a logic device that has ten stable states and may be cycled through these states by the application of ten clock or pulse inputs. A decade counter usually counts in a binary sequence from state 0 through state 9 and then cycles back to state 0. It is sometimes referred to as a divide-by-10 counter. A 4-bit *binary counter* is a logic device that has sixteen stable states and may be cycled through these states by the application of sixteen clock or pulse inputs. Shown in Figure A-18, each counter Outboard contains a DPDT switch which permits either a free running counter or else a counter that can be reset to 0 from a remote input. The LR-17 Decade Counter Outboard can also be remotely reset to 9.

## DRIVER/INVERTER/NOR OUTBOARD

On the LR-12 Driver/Inverter/NOR Outboard (Figure A-19), a 7405 open collector inverter chip is used to generate a 2-input NOR gate, two drivers, and two inverters. Since the outputs are open collector, they can be wired together in a *wired-OR* configuration to produce a 2-input AND gate and an additional 2-input NOR gate. The concepts of open collector and wired-OR will be discussed in a subsequent module.




Figure A-17. The LR-23 Multiplexer Outboard.

Figure A-18. The LR-17/18 BCD/Binary Counter Outboard. The type of Outboard depends upon whether the 7490 or 7493 integrated circuit chip is used.





Figure A-19. The LR-12 Driver/Inverter/NOR Outboard.



## UNIVERSAL ASYNCHRONOUS RECEIVER/TRANSMITTER OUTBOARD

If you wish to transmit data from the Dyna-Micro microcomputer to a teletype or a cathode-ray tube display, you will need to convert the eight-bit output data byte into serial asynchronous ASCII code. How to do this is discussed in detail in Bugbook IIA, which is available from E&L Instruments, Inc. The Outboard that is employed is the LR-21 UART Outboard, which contains a universal asynchronous receiver/transmitter (UART) chip, a microswitch programming plug, and two 16-pin DPI sockets. It is shown in Figure A-20. The UART chip can transmit data at rates up to or exceeding 30,000 bits/second.


## TTL/20 MA CURRENT LOOP INTERFACE OUTBOARD

A teletype can transmit or receive ASCII code only via *20 mA current loops*, which are also discussed in Bugbook IIA. The LR-14 TTL/20 mA Current Loop Interface Outboard contains a pair of GE 4N35 opto-isolators and an on-board 20 mA current regulator. This Outboard interfaces a UART chip to any asynchronous device operating at data transmission rates as high as 30,000 bits/second. See Figure A-21.

## TTL/RS-232C INTERFACE OUTBOARD

If you desire to transmit or receive ASCII code via a *modem* tied to a telephone line, you will need to convert TTL signals to RS-232C digital signals. The very simple LR-13 Line Driver/Receiver and TTL/RS-232C Interface Outboard (Figure A-22) permits you to do so. The Outboard contains a Signetics 8T15 dual line driver and a 8T16 dual line receiver, plus two Zener diodes that ensure that only  $\pm 12$  volts is applied to the line driver chip. The Outboard is described in greater detail in Bugbook IIA.

Figure A-20. The LR-21 UART Outboard.





A-34

Figure A-21. The LR-14  
TTL/20 mA Current Loop  
Interface Outboard.





Figure A-22. The LR-13  
Line Driver/Receiver and  
TTL/RS-232C Interface  
Outboard.



## PROGRAMMABLE TIMER OUTBOARD

The LR-10 Programmable Timer Outboard is based upon the XR-2240/2340 integrated circuit chip, which is a programmable timer/counter in a 16-pin dual in-line package (DIP). A programmable socket, shown in Figure A-23 programs the chip as a timer, delay circuit, monostable multivibrator, staircase generator, etc. The circuit in the figure is for a simple programmable clock, in which the following clock frequencies can be produced as multiples of the fundamental, or lowest, clock frequency at output pin 0:

Output pin	Multiple of fundamental frequency
0	1
1	2
2	4
3	8
4	16
5	32
6	64
7	128

Note that  $2^7 = 128$ ,  $2^6 = 64$ ,  $2^5 = 32$ ,  $2^4 = 16$ ,  $2^3 = 8$ ,  $2^2 = 4$ ,  $2^1 = 2$ , and  $2^0 = 1$




Figure A-23. The LR-10 Programmable Timer Outboard.

## APPENDIX 5: OCTAL/HEX CONVERSION TABLE

[illegible]

## APPENDIX 6: DESCRIPTION OF THE MMD-1 MICROCOMPUTER

## INTRODUCTION

In this appendix, you will learn how an 8080 (or 8080A) microprocessor chip can be used to configure a small 8080-based microcomputer. You will examine the signals entering and leaving the 8080 chip, how auxiliary chips such as the 8224 are used to control the operation of the microcomputer, and the development of the address, data, and control buses, which are vital in interfacing applications. The microcomputer has been previously described in the May, June, and July, 1976 issues of Radio-Electronics magazine. The reader is referred to these articles or to the E&L Instruments, Inc. MMD-1 *Mini Micro-Designer* Operating Manual for additional details on the assembly and operation of the microcomputer.

## OBJECTIVES

At the end of this appendix, you will be able to do the following:

- o Identify the memory address bus, data bus, control inputs, control outputs, and power inputs on the 40-pin 8080A microprocessor chip.
- o Describe the function of each pin on the 8080A microprocessor chip.
- o Describe in some detail the various component sections of the MMD-1 8080A-based microcomputer.

## THE 8080 MICROPROCESSOR CHIP

The 8080 microprocessor is a 40-pin LSI integrated circuit chip that contains sixteen address lines, eight data lines, ten control lines, four power connections, and a pair of clock inputs. The pin configuration and the block diagram of the chip are shown below in Figures A6-1 and A6-2. If you are not familiar with the reading of pin numbers on integrated circuit chips, please refer to Unit Number 10.




Figure A6-1. The pin configuration of the 40-pin 8080 microprocessor chip.




Figure A6-2. Block diagram of the 8080 chip that clearly shows the 16-bit address bus and 8-bit bi-directional data bus. This is a more useful representation of the 8080 microprocessor chip.



## Silicon Gate MOS 8080A


### SINGLE CHIP 8-BIT N-CHANNEL MICROPROCESSOR

The 8080A is functionally and electrically compatible with the Intel® 8080.

- TTL Drive Capability
- 2  $\mu$ s Instruction Cycle
- Powerful Problem Solving Instruction Set
- Six General Purpose Registers and an Accumulator
- Sixteen Bit Program Counter for Directly Addressing up to 64K Bytes of Memory
- Sixteen Bit Stack Pointer and Stack Manipulation Instructions for Rapid Switching of the Program Environment
- Decimal, Binary and Double Precision Arithmetic
- Ability to Provide Priority Vectored Interrupts
- 512 Directly Addressed I/O Ports

The Intel® 8080A is a complete 8-bit parallel central processing unit (CPU). It is fabricated on a single LSI chip using Intel's n-channel silicon gate MOS process. This offers the user a high performance solution to control and processing applications. The 8080A contains six 8-bit general purpose working registers and an accumulator. The six general purpose registers may be addressed individually or in pairs providing both single and double precision operators. Arithmetic and logical instructions set or reset four testable flags. A fifth flag provides decimal arithmetic operation.

The 8080A has an external stack feature wherein any portion of memory may be used as a last in/first out stack to store/retrieve the contents of the accumulator, flags, program counter and all of the six general purpose registers. The sixteen bit stack pointer controls the addressing of this external stack. This stack gives the 8080A the ability to easily handle multiple level priority interrupts by rapidly storing and restoring processor status. It also provides almost unlimited subroutine nesting. This microprocessor has been designed to simplify systems design. Separate 16-line address and 8-line bi-directional data buses are used to facilitate easy interface to memory and I/O. Signals to control the interface to memory and I/O are provided directly by the 8080A. Ultimate control of the address and data buses resides with the HOLD signal. It provides the ability to suspend processor operation and force the address and data buses into a high impedance state. This permits OR'ing these buses with other controlling devices for (DMA) direct memory access or multi-processor operation.



This and subsequent specification sheets are courtesy of the Intel Corporation, Santa Clara, California. All rights reserved.

Forty pins are quite a few with which to contend, so it would be useful to subdivide the pin functions into the following categories: power, memory address bus, bidirectional data bus, control signals, and clock inputs.

#### POWER

pin 28	+ 12 Volts
pin 20	+ 5 Volts
pin 2	GROUND
pin 11	- 5 Volts

The voltage tolerances are  $\pm 5\%$  with respect to ground potential. Any popular power supply that provides voltages of  $\pm 15$  and  $\pm 5$  Volts and sufficient current can be adapted to the 8080 chip with the aid of suitable voltage regulators.

#### CLOCK INPUTS

The 8080 chip requires a *two-phase clock*. Recall that a *clock* is any device that generates at least one clock pulse, or a timing device in a system that provides a continuous series of timing pulses. A two-phase clock is a two-output timing device that provides two continuous series of timing pulses that are synchronized together, with a single clock pulse from the second series always following a single clock pulse from the first series. The use of timing diagrams, shown in Figure A6-3, is helpful in explaining how a two-phase clock operates:




Figure A6-3. Schematic diagram of the two-phase clock inputs to the 8080 chip.

Note that the leading edge of the  $\phi_2$  series of clock pulses almost overlaps the trailing edge of the  $\phi_1$  series of pulses. In the 8080 specifications, it is stated that the minimum pulse width for the  $\phi_1$  clock phase is 60 nsec, whereas for the  $\phi_2$  clock phase it is 220 nsec. The pin locations on the 8080 chip for the two input clock signals are:

pin 22	Clock phase $\phi_1$
pin 15	Clock phase $\phi_2$

We call this type of clock device a *two-phase non-overlapping clock*. This is not a TTL-level clock. Rather, it swings from 0 Volts to +12 Volts. Such a clock can be easily generated with an 8224 clock generator chip, which is available from the Intel Corporation and other manufacturers.

#### MEMORY ADDRESS BUS

The 8080 microprocessor can directly address up to 65,536 eight-bit words of memory through the use of sixteen three-state output address lines called the *address bus*. The pin locations for the bus can be summarized as follows:

pin 25	Address bit A0, the least significant bit
pin 26	Address bit A1
pin 27	Address bit A2
pin 29	Address bit A3
pin 30	Address bit A4
pin 31	Address bit A5
pin 32	Address bit A6
pin 33	Address bit A7, the MSB for the 8-bit device code
pin 34	Address bit A8, the LSB for the 8-bit device code
pin 35	Address bit A9
pin 1	Address bit A10
pin 40	Address bit A11
pin 37	Address bit A12
pin 38	Address bit A13
pin 39	Address bit A14
pin 36	Address bit A15, the most significant bit

Either address bits A0 through A7 or address bits A8 through A15 can be used to provide the I/O device code for up to 256 different input or 256 different output devices. The address lines are output to decoder circuits that employ the 74142, 74154, or other decoder chips.

#### BIDIRECTIONAL DATA BUS

The 8080 microprocessor is an eight-bit microprocessor, which means that there exist an eight-bit accumulator, several additional eight-bit registers, and an eight-bit *bidirectional data bus*. Since the bus is bidirectional, data can be either input or output over the same eight lines. The data bus is the main communication bus between the central processing unit in the microprocessor and



either memory or I/O devices. It is a three-state bidirectional bus in which the pin locations are as follows:

pin 10	Data bus bit D0, the least significant bit
pin 9	Data bus bit D1
pin 8	Data bus bit D2
pin 7	Data bus bit D3
pin 3	Data bus bit D4
pin 4	Data bus bit D5
pin 5	Data bus bit D6
pin 6	Data bus bit D7, the most significant bit

#### CONTROL SIGNALS

The control signal pins determine how the microprocessor functions in a microcomputer system. In discussing the functions of these pins, we have not been able to sidestep a variety of jargon, such as  $T_1$ ,  $T_2$ ,  $T_3$ ,  $T_0$ , *fetch cycle*,  $M_1$  and related terms. We provide pin identifications and descriptions in the listing below for future reference, when you have a better understanding of the operation of the 8080 microcomputer.

Note that you will not see either the  $\overline{IN}$  or  $\overline{OUT}$  control signals in the listing below. The reason is that these two functions are generated as *status bits*, which are externally latched using latch chips such as the 74174 or 8212 and used to generate the  $\overline{IN}$  and  $\overline{OUT}$  synchronization pulses mentioned previously. The same comments apply to the generation of the control signals,  $\overline{MEMR}$ ,  $\overline{MEMW}$ , and  $\overline{INTA}$ .

The four control input pins on the 8080 microprocessor chip are:

pin 12 (input)	RESET. A logic 1 at this input will clear the program counter register and allow the program to start at memory location HI = 000 and LO = 000. The INTR and HLDA flags are also reset, but the condition flags, accumulator register, stack pointer register, and general purpose registers are not cleared.
pin 14 (input)	INTR, or INTERRUPT REQUEST. A logic 1 at this input will generate an interrupt request that the CPU recognizes at the end of the current instruction, or while halted. If the CPU is in the HOLD state, or if the interrupt enable flip-flop is reset (i.e., at logic 0), the interrupt request will not be honored.
pin 23 (input)	READY. A logic 1 indicates to the 8080 that valid memory or input data is available on the data bus lines, D0 through D7. This signal is used to synchronize the CPU with slower memory or with I/O devices. If, after sending an address out on the address bus, the 8080 does not receive a logic 1

READY input, the microprocessor chip will enter a WAIT state for as long as the READY line is at logic 0. This input can also be used to single step the CPU.

pin 13 (input) HOLD. This input pin requests the CPU to enter the HOLD state, which allows an external device to gain control of the 8080 address and data buses as soon as the 8080 has completed its use of these buses for the current machine cycle. Once the CPU enters the HOLD state, the address bus and the bidirectional data bus are in their high impedance states. HOLD is active in the logic 1 state.

The CPU acknowledges the HOLD state with the HLDA, or HOLD ACKNOWLEDGE, output pin. HOLD is recognized under two conditions: (1) the CPU is in the HALT state, or (2) the CPU is in the T<sub>2</sub> or T<sub>w</sub> state and the READY signal is at logic 1.

So much for the control inputs. Now let us summarize the control outputs, many of which are *flags*, which can be defined as:

*flag* In a computer, an indication that a particular operation has been completed. A flag is typically a flip-flop that can be either set or cleared in response to operations occurring in the computer system.

The six control output pins on the 8080 microprocessor chip are:

pin 24 (output) WAIT. The wait output signal acknowledges that the central processing unit is in a WAIT state. When in a WAIT state, this pin is at logic 1.

pin 18 (output)  $\overline{\text{WR}}$ , or WRITE. This output pin is used for memory WRITE or I/O output control. When this pin is at logic 0, the data on the data bus is stable and can be written into memory or an I/O device.

pin 21 (output) HLDA, or HOLD ACKNOWLEDGE. This pin goes to a logic 1 state in response to a HOLD input signal. It indicates that the data and address buses will go to a high impedance state. The HLDA signal begins at either of two times: (1) At T<sub>3</sub> for READ memory or input, or (2) The clock period that follows T<sub>3</sub> for WRITE memory or OUTPUT operations.

pin 16 (output) INTE, or INTERRUPT ENABLE. This pin indicates the content of the internal interrupt enable flip-flop. This flip-flop may be set or cleared by the enable and disable interrupt instructions (EI and DI, respectively) and inhibits interrupts from being accepted by the CPU when the flip-flop is cleared. The flip-flop is automatically cleared (thus disabling further interrupts) at time T<sub>1</sub> of the instruction fetch cycle (M1) when an interrupt is accepted. The flip-flop is also cleared by the RESET control input.

pin 19 (output) SYNC, or SYNCHRONIZING SIGNAL. The SYNC pin provides a

logic 1 signal to indicate the beginning of each machine cycle.

pin 17 (output) DBIN, or DATA BUS IN. When this pin goes to a logic 1, it indicates to external circuits that the data bus is in the input mode. This pin should be used to enable the gating of data onto the 8080 data bus from memory or I/O devices.

#### THE 8224 CLOCK GENERATOR/DRIVER CHIP

In early 8080 microcomputer systems, the clock inputs were provided by transistor driver circuits, MOS clock driver chips, or even open collector TTL buffer chips. All worked reasonably well, but they complicated the design. A recent 8080 interface chip, the 8224 clock generator and driver, contains an internal oscillator and a clock generator/driver. All you need to provide is the appropriate crystal as well as power supply voltages of +5 and +12 Volts. Since the 8224 will divide the crystal frequency by nine, you will require a 6.750 MHz crystal to produce a 750 kHz clock output from the clock generator.

The Intel specification sheets for the 8224 clock generator/driver are shown on the following pages. The functional description of the chip is excellent, so we need not repeat it. Observe how the divide-by-nine counter circuit within the 8224 chip is used to generate the individual clock phases  $\phi_1$  and  $\phi_2$ , which "swing" between +12 Volts and ground.

The inputs to and outputs from the 8224 chip can be summarized as follows:

pins 14 and 15	XTAL1 and XTAL2. The crystal is connected at these two pins.
pin 13	TANK. Used for overtone mode crystals, which have much lower gain than crystals that operate on the fundamental frequency.
pin 2 (input)	RESIN. With the aid of a Schmitt trigger circuit that is internal to the chip and an external RC network, this input converts a slow transition in the power supply to a clean, fast edge that resets the 8080 microprocessor chip. A RESET output pulse can also be obtained by applying a logic 0 at RESIN.
pin 1 (output)	RESET. A logic 1 from this output pin applied at the RESET input of the 8080 chip will reset the 8080.
pin 3 (input)	RDYIN. Accepts an asynchronous wait request and synchronizes it to produce a READY output pulse that is input into the 8080 chip.
pin 4 (output)	READY. A logic 1 at this output pin indicates to the 8080 that valid memory or input data is available on the data bus.
pin 5 (input)	SYNC. The SYNC pin on the 8080 chip provides a synchro-



## Schottky Bipolar 8224

### CLOCK GENERATOR AND DRIVER FOR 8080A CPU


- Single Chip Clock Generator/Driver for 8080A CPU
- Power-Up Reset for CPU
- Ready Synchronizing Flip-Flop
- Advanced Status Strobe
- Oscillator Output for External System Timing
- Crystal Controlled for Stable System Operation
- Reduces System Package Count

The 8224 is a single chip clock generator/driver for the 8080A CPU. It is controlled by a crystal, selected by the designer, to meet a variety of system speed requirements.


Also included are circuits to provide power-up reset, advance status strobe and synchronization of ready.

The 8224 provides the designer with a significant reduction of packages used to generate clocks and timing for 8080A.

#### PIN CONFIGURATION



#### BLOCK DIAGRAM



#### PIN NAMES

RESIN	RESET INPUT	XTAL 1	CONNECTIONS FOR CRYSTAL
RESET	RESET OUTPUT	XTAL 2	
RDYIN	READY INPUT	TANK	USED WITH OVERTONE XTAL
READY	READY OUTPUT	OSC	OSCILLATOR OUTPUT
SYNC	SYNC INPUT	phi2 (TTL)	phi2 CLK (TTL LEVEL)
STSTB	STATUS STB (ACTIVE LOW)	VCC	+5V
phi1	/60MHz	VDD	+12V
phi2	CLOCKS	GND	0V

## FUNCTIONAL DESCRIPTION

## General

The 8224 is a single chip Clock Generator/Driver for the 8080A CPU. It contains a crystal-controlled oscillator, a "divide by nine" counter, two high-level drivers and several auxiliary logic functions.

## Oscillator

The oscillator circuit derives its basic operating frequency from an external, series resonant, fundamental mode crystal. Two inputs are provided for the crystal connections (XTAL1, XTAL2).

The selection of the external crystal frequency depends mainly on the speed at which the 8080A is to be run at. Basically, the oscillator operates at 9 times the desired processor speed.

A simple formula to guide the crystal selection is:

$$\text{Crystal Frequency} = \frac{1}{t_{CY}} \text{ times } 9$$

Example 1: (500ns  $t_{CY}$ )  
2mHz times 9 = 18mHz\*

Example 2: (800ns  $t_{CY}$ )  
1.25mHz times 9 = 11.25mHz

Another input to the oscillator is TANK. This input allows the use of overtone mode crystals. This type of crystal generally has much lower "gain" than the fundamental type so an external LC network is necessary to provide the additional "gain" for proper oscillator operation. The external LC network is connected to the TANK input and is AC coupled to ground. See Figure 4.

The formula for the LC network is:

$$F = \frac{1}{2\pi\sqrt{LC}}$$

The output of the oscillator is buffered and brought out on OSC (pin 12) so that other system timing signals can be derived from this stable, crystal-controlled source.

\*When using crystals above 10mHz a small amount of frequency "trimming" may be necessary. The addition of a small capacitance (3pF - 10pF) in series with the crystal will accomplish this function.



## Clock Generator

The Clock Generator consists of a synchronous "divide by nine" counter and the associated decode gating to create the waveforms of the two 8080A clocks and auxiliary timing signals.

The waveforms generated by the decode gating follow a simple 2.5:2 digital pattern. See Figure 2. The clocks generated; phase 1 and phase 2, can best be thought of as consisting of "units" based on the oscillator frequency. Assume that one "unit" equals the period of the oscillator frequency. By multiplying the number of "units" that are contained in a pulse width or delay, times the period of the oscillator frequency, the approximate time in nanoseconds can be derived.

The outputs of the clock generator are connected to two high level drivers for direct interface to the 8080A CPU. A TTL level phase 2 is also brought out ( $\phi_2$  (TTL)) for external timing purposes. It is especially useful in DMA dependant activities. This signal is used to gate the requesting device on to the bus once the 8080A CPU issues the Hold Acknowledgement (HLDA).

Several other signals are also generated internally so that optimum timing of the auxiliary flip-flops and status strobe (STSTB) is achieved.



**STSTB (Status Strobe)**


At the beginning of each machine cycle the 8080A CPU issues status information on its data bus. This information tells what type of action will take place during that machine cycle. By bringing in the SYNC signal from the CPU, and gating it with an internal timing signal ( $\phi 1A$ ), an active low strobe can be derived that occurs at the start of each machine cycle at the earliest possible moment that status data is stable on the bus. The STSTB signal connects directly to the 8228 System Controller.

The power-on Reset also generates STSTB, but of course, for a longer period of time. This feature allows the 8228 to be automatically reset without additional pins devoted for this function.

**Power-On Reset and Ready Flip-Flops**


A common function in 8080A Microcomputer systems is the generation of an automatic system reset and start-up upon initial power-on. The 8224 has a built-in feature to accomplish this feature.

An external RC network is connected to the RESIN input. The slow transition of the power supply rise is sensed by an internal Schmitt Trigger. This circuit converts the slow transition into a clean, fast edge when its input level reaches a predetermined value. The output of the Schmitt Trigger is connected to a "D" type flip-flop that is clocked with  $\phi 2D$  (an internal timing signal). The flip-flop is synchronously reset and an active high level that complies with the 8080A input spec is generated. For manual switch type system Reset circuits, an active low switch closing can be connected to the RESIN input in addition to the power-on RC network.



The READY input to the 8080A CPU has certain timing specifications such as "set-up and hold" thus, an external synchronizing flip-flop is required. The 8224 has this feature built-in. The RDYIN input presents the asynchronous "wait request" to the "D" type flip-flop. By clocking the flip-flop with  $\phi 2D$ , a synchronized READY signal at the correct input level, can be connected directly to the 8080A.

The reason for requiring an external flip-flop to synchronize the "wait request" rather than internally in the 8080 CPU is that due to the relatively long delays of MOS logic such an implementation would "rob" the designer of about 200ns during the time his logic is determining if a "wait" is necessary. An external bipolar circuit built into the clock generator eliminates most of this delay and has no effect on component count.



nizing input to the 8224 chip to indicate the beginning of each machine cycle.

- pin 11 (output),  $\phi_1$  and  $\phi_2$ . The two-phase clock that is input into the 8080 chip. These two outputs "swing" between +12 Volts and ground; they are not normal TTL outputs.
- pin 10 (output)
- pin 6 (output)  $\phi_2$ (TTL). This is a TTL output clock that has the same frequency and timing characteristics as does  $\phi_2$ . It is used for external timing purposes.
- pin 7 (output) STSTB. Status strobe output. This output pin is used to latch status bits that appear on the bidirectional data bus.
- pin 12 (output) OSC. Buffered crystal oscillator output signal that can be used to generate other system timing signals.

It should be clear that the 8224 clock generator/driver chip is well designed for its particular function. Connections between it and the 8080 microprocessor chip are direct, and require no intermediate inverters, gates, or flip-flops. There is little incentive to use transistor driver circuits, MOS clock driver chips, or open collector TTL buffer chips. The power to the 8224 chip is already available, since both +5 Volts and +12 Volts are required by the 8080.

#### THE MMD-1 MICROCOMPUTER

Shown in Figure A6-4 is the central processor section of the MMD-1 microcomputer. The figure is provided courtesy of Radio-Electronics magazine, which described the microcomputer in the May, June, and July, 1976 issues. We would now like to examine the component chips in the circuit as well as the signal flow between them. Our objective here is to demonstrate that a microcomputer is a very straightforward and reasonable device, and that you should not feel intimidated by a circuit diagram such as given in Figure A6-4,

#### POWER

It is assumed that power supplies for the required +5 Volts, -12 Volts, and +12 Volts are available. They are relatively inexpensive, but be wary of the very cheap supplies. The intermediate voltages of -5 Volts and -9 Volts required by our microcomputer are easily derived from voltage regulator integrated circuit chips such as the LM320 series, or from zener diode shunts, as shown in the upper left-hand corner of Figure A6-4. The zener diodes IN746 (chip D26) and IN751A (chip D25) provide the -9 Volts for the EPROMS and the -5 Volts for pin 11 on the 8080A chip.

#### 8080A MICROPROCESSOR CHIP

Individual output pins on the 8080 microprocessor chip have a fan-out of one low-power TTL input, or approximately 0.16 mA. The output pin specifications for the 8080A chip are 1.9 mA for each output pin, or a fan-out of a little greater than 1. Neither of these fan-out capabilities are good, but clearly the 8080A is a superior chip that is easier to interface. For this reason, we



Figure A6-4. The central processing unit, memory, and control sections of the MMD-1 microcomputer. This figure is reprinted here with permission from Radio-Electronics magazine, a Gernsback publication.



use it in the MMD-1 microcomputer. Even a fan-out of 1 is insufficient to drive the required memory chips and output latches. Consequently, 8216 bus drivers are also required. These will be described below under the bus driver sub-section. The specification sheet for the 8080A chip has been shown previously.

#### CONTROL LINES

The control section of the MMD-1 microcomputer is shown at the lower left-hand corner of Figure A6-4 and consists of the 8224 clock generator/driver chip connected directly to the 8080A, a pair of 1 k $\Omega$  resistors, a reset switch, and a 6.750 MHz crystal. The remaining control lines on the 8080A chip, those not connected to the 8224 chip, are HOLD, HLDA, INTE, INTERRUPT, WAIT,  $\overline{WR}$ , and  $\overline{DBIN}$ . Five of these lines are not used in the MMD-1 microcomputer, but are made available if you wish to experiment with them. The HOLD input permits you to drive the 8080A chip into the hold state and disable the address and data buses. The HLDA control output acknowledges the existence of a hold state. The INTERRUPT input permits you to interrupt the 8080A program execution, provided that the interrupt flip-flop within the 8080A chip is enabled. If it is enabled, the INTE output is at logic 1. Finally, the WAIT output permits the 8080A chip to signal that it is not ready or that it is waiting for some external event. If the HOLD input to the 8080A pin 13 is not used, it must be grounded. This is easily accomplished with the aid of a jumper, as shown in Figure A6-4.

The final two control lines are both outputs. The WRITE ( $\overline{WR}$ ) signal is active when at logic 0, and indicates that the 8080A chip is sending data out to some device. The remaining signal, DATA BUS IN ( $\overline{DBIN}$ ), indicates that the data bus is being used for the input of data. It is active in the logic 1 state. In the 8080A chip and other related microprocessor chips, the data bus is bidirectional, i.e., data transfers into and out of the chip occur over the same wire connections. Careful management of the data bus is necessary for the data to flow properly. This data bus management capability is built into the microprocessor chip itself, but we must make certain that our external devices do not attempt to place their data on the bus at the same time, or when some other device or perhaps the 8080A chip is trying to use it. Only one device should be transmitting data over the data bus at any given instant of time.

#### BUS DRIVERS

In order to drive the memory chips and output latches on the MMD-1 microcomputer, a fan-out of at least ten is required for each output line on the data bus. In addition, the bidirectional character of the data bus must be maintained. The device used to accomplish such objectives is the Intel Corporation 8216 4-bit parallel bidirectional bus driver chip, the specifications of which are shown, courtesy of the Intel Corporation, on the following several pages. Consider output  $\overline{DB_0}$  in the 8216 logic diagram. The following truth table applies:

$\overline{DIEN}$	$\overline{CS}$	
0	0	$\overline{DI_0} \rightarrow \overline{DB_0}$ , i.e., data is output from the 8080A chip
1	0	$\overline{DB_0} \rightarrow \overline{DI_0}$ , i.e., data is input into the 8080A chip
0	1	high impedance state, i.e., chip is disabled
1	1	high impedance state, i.e., chip is disabled




## 4 BIT PARALLEL BIDIRECTIONAL BUS DRIVER

- Data Bus Buffer Driver for 8080 CPU
- Low Input Load Current — .25 mA Maximum
- High Output Drive Capability for Driving System Data Bus
- 3.65V Output High Voltage for Direct Interface to 8080 CPU
- Three State Outputs
- Reduces System Package Count

The 8216/8226 is a 4-bit bi-directional bus driver/receiver.

All inputs are low power TTL compatible. For driving MOS, the DO outputs provide a high 3.65V  $V_{OH}$ , and for high capacitance terminated bus structures, the DB outputs provide a high 50mA  $I_{OL}$  capability.

A non-inverting (8216) and an inverting (8226) are available to meet a wide variety of applications for buffering in micro-computer systems.



# FUNCTIONAL DESCRIPTION

Microprocessors like the 8080 are MOS devices and are generally capable of driving a single TTL load. The same is true for MOS memory devices. While this type of drive is sufficient in small systems with few components, quite often it is necessary to buffer the microprocessor and memories when adding components or expanding to a multi-board system.

The 8216/8226 is a four bit bi-directional bus driver specifically designed to buffer microcomputer system components.

## Bi-Directional Driver

Each buffered line of the four bit driver consists of two separate buffers that are tri-state in nature to achieve direct bus interface and bi-directional capability. On one side of the driver the output of one buffer and the input of another are tied together (DB), this side is used to interface to the system side components such as memories, I/O, etc., because its interface is direct TTL compatible and it has high drive (50mA). On the other side of the driver the inputs and outputs are separated to provide maximum flexibility. Of course, they can be tied together so that the driver can be used to buffer a true bi-directional bus such as the 8080 Data Bus. The DO outputs on this side of the driver have a special high voltage output drive capability (3.65V) so that direct interface to the 8080 and 8008 CPUs is achieved with an adequate amount of noise immunity (350mV worst case).

## Control Gating DIEN, CS

The  $\overline{CS}$  input is actually a device select. When it is "high" the output drivers are all forced to their high-impedance state. When it is at "zero" the device is selected (enabled) and the direction of the data flow is determined by the DIEN input.

The DIEN input controls the direction of data flow (see Figure 1) for complete truth table. This direction control is accomplished by forcing one of the pair of buffers into its high impedance state and allowing the other to transmit its data. A simple two gate circuit is used for this function.

The 8216/8226 is a device that will reduce component count in microcomputer systems and at the same time enhance noise immunity to assure reliable, high performance operation.




Figure 1. 8216/8226 Logic Diagrams

### 8080 Data Bus Buffer

The 8080 CPU Data Bus is capable of driving a single TTL load and is more than adequate for small, single board systems. When expanding such a system to more than one board to increase I/O or Memory size, it is necessary to provide a buffer. The 8216/8226 is a device that is exactly fitted to this application.

Shown in Figure 2 are a pair of 8216/8226 connected directly to the 8080 Data Bus and associated control signals. The buffer is bi-directional in nature and serves to isolate the CPU data bus.

On the system side, the DB lines interface with standard semiconductor I/O and Memory components and are completely TTL compatible. The DB lines also provide a high drive capability (50mA) so that an extremely large system can be driven along with possible bus termination networks.

On the 8080 side the DI and DO lines are tied together and are directly connected to the 8080 Data Bus for bi-directional operation. The DO outputs of the 8216/8226 have a high voltage output capability of 3.65 volts which allows direct connection to the 8080 whose minimum input voltage is 3.3 volts. It also gives a very adequate noise margin of 350mV (worst case).

The control inputs to 8216/8226 ( $\overline{CS}$ ,  $\overline{DIEN}$ ) are connected directly to the 8080.  $\overline{DIEN}$  is tied to  $\overline{DBIN}$  so that proper bus flow is maintained, and  $\overline{CS}$  is tied to  $\overline{HLDA}$  so that the system side Data Bus will be 3-stated when a Hold request has been acknowledged during a DMA activity.

### Memory and I/O Interface to a Bi-directional Bus

In large microcomputer systems it is often necessary to provide Memory and I/O with their own buffers and at the same time maintain a direct, common interface to a bi-directional Data Bus. The 8216/8226 has separated data in and data out lines on one side and a common bi-directional set on the other to accommodate such a function.

Shown in Figure 3 is an example of how the 8216/8226 is used in this type of application.

The interface to Memory is simple and direct. The memories used are typically Intel® 8102, 8102A, 8101 or 8107A and have separate data inputs and outputs. The DI and DO lines of the 8216/8226 tie to them directly and under control of the  $\overline{MEMR}$  signal, which is connected to the  $\overline{DIEN}$  input, an interface to the bi-directional Data Bus is maintained.

The interface to I/O is similar to Memory. The I/O devices used are typically Intel® 8255s, and can be used for both input and output ports. The  $\overline{I/O R}$  signal is connected directly to the  $\overline{DIEN}$  input so that proper data flow from the I/O device to the Data Bus is maintained.

The 8216/8226 can be used in a wide variety of other buffering functions in microcomputer systems such as Address Bus Drivers, Drivers to peripheral devices such as printers, and as Drivers for long length cables to other peripherals or systems.




Figure 2. 8080 Data Bus Buffer.




Figure 3. Memory and I/O Interface to a Bi-Directional Bus.

A-54

In other words, when  $\overline{DIEN}$  is at logic 0 and the chip is enabled, the 8216 chip acts as an input buffer. When  $\overline{DIEN}$  is at logic 1 and the chip is enabled, the 8216 acts as an output buffer, but not as an output buffer/latch.

The bus driver section of the MMD-1 microcomputer is shown in the lower left-hand corner of Figure A6-4, to the right of the 8080A chip. Observe that  $\overline{DBIN}$  is connected to  $\overline{DIEN}$  (pin 15 on the 8216 chip) and that each 8216 chip is permanently enabled. The truth table relating  $\overline{DBIN}$  and  $\overline{DIEN}$  is,

$\overline{DBIN}$	$\overline{DIEN}$	
0	0	Data is output from the 8080A chip; $\overline{DBIN} = 0$ , and thus the data bus is not in the input mode
1	1	Data is input into the 8080A chip; $\overline{DBIN} = 1$ , and thus the data bus is in the input mode

According to the Intel Corporation specification sheets for the 8216, the absolute maximum output current at a logic 0 state is 125 mA, which is a substantial drive capability.

#### STATUS INFORMATION

If you carefully study the Intel specification sheets for the 8080A microprocessor chip, you will observe that certain important control signals are not present on the chip itself. Included among these signals are memory read ( $\overline{MEMR}$ ), memory write ( $\overline{MEMW}$ ), input ( $\overline{IN}$ ), output ( $\overline{OUT}$ ), and interrupt acknowledge ( $\overline{INTA}$ ). To generate such control signals, the 8080A chip uses a "look ahead" technique: since the data bus is not in use at all times for data transfer, the 8080A can use the bus to transfer additional control information. *Such information is generated very early in the machine cycle to permit the microcomputer to use such control signals to facilitate the transfer of data to or from memory and I/O devices.*

The status information appears on the data bus for a very short period of time, approximately 1.33  $\mu$ s for an 8080 system operating at a 750 kHz clock rate. Since the information is to be used at a later time, it must be latched. The SYSTEM STROBE ( $\overline{STSTB}$ ) is generated at pin 7 on the 8224 chip at the correct time to latch, or capture, the status information. Note that the  $\overline{STSTB}$  signal is generated from the system clock signal  $\phi_1$  and the SYNC signal from the 8080A. Any type of 8-bit latch chip may be used. At the lower middle portion of Figure A6-4, a 74174 6-bit positive-edge triggered latch chip is employed; it is clocked at pin 9.


All eight bits on the data bus provide some sort of status information, but not all eight are needed. The information provided by Intel Corporation on the status bits and types of machine cycles is given on the following page. In the MMD-1 microcomputer, the  $\overline{WO}$  and  $\overline{STACK}$  status signals are ignored since they are not very useful.  $\overline{HLTA}$  and  $\overline{MI}$  are latched but are not used either. The important status signals are  $\overline{INTA}$  (interrupt acknowledge),  $\overline{INP}$  (input),  $\overline{OUT}$  (output), and  $\overline{MEMR}$  (memory read). Together with the  $\overline{DBIN}$  and  $\overline{WR}$  outputs from the 8080A chip, these four signals provide five very important control signals that basically comprise most of the control bus on the MMD-1 microcomputer:

Instructions for the 8080 require from one to five machine cycles for complete execution. The 8080 sends out 8 bit of status information on the data bus at the beginning of each machine cycle (during SYNC time). The following table defines the status information.

#### STATUS INFORMATION DEFINITION

Symbols	Bit	Definition
INTA*	D <sub>0</sub>	Acknowledge signal for INTERRUPT request. Signal should be used to gate a re-start instruction onto the data bus when DBIN is active.
WO	D <sub>1</sub>	Indicates that the operation in the current machine cycle will be a WRITE memory or OUTPUT function (WO = 0). Otherwise, a READ memory or INPUT operation will be executed.
STACK	D <sub>2</sub>	Indicates that the address bus holds the pushdown stack address from the Stack Pointer.
HLTA	D <sub>3</sub>	Acknowledge signal for HALT instruction.
OUT	D <sub>4</sub>	Indicates that the address bus contains the address of an output device and the data bus will contain the output data when WR is active.
M <sub>1</sub>	D <sub>5</sub>	Provides a signal to indicate that the CPU is in the fetch cycle for the first byte of an instruction.
INP*	D <sub>6</sub>	Indicates that the address bus contains the address of an input device and the input data should be placed on the data bus when DBIN is active.
MEMR*	D <sub>7</sub>	Designates that the data bus will be used for memory read data.

\*These three status bits can be used to control the flow of data onto the 8080 data bus.



#### STATUS WORD CHART

		TYPE OF MACHINE CYCLE									
		DATA BUS BIT	STATUS INFORMATION	INSTRUCTION FETCH	MEMORY READ	MEMORY WRITE	STACK READ	STACK WRITE	INPUT READ	OUTPUT WRITE	INTERRUPT ACKNOWLEDGE
		1	2	3	4	5	6	7	8	9	10
D <sub>0</sub>	INTA	0	0	0	0	0	0	0	1	0	1
D <sub>1</sub>	WO	1	1	0	1	0	1	0	1	1	1
D <sub>2</sub>	STACK	0	0	0	1	1	0	0	0	0	0
D <sub>3</sub>	HLTA	0	0	0	0	0	0	0	0	1	1
D <sub>4</sub>	OUT	0	0	0	0	0	0	1	0	0	0
D <sub>5</sub>	M <sub>1</sub>	1	0	0	0	0	0	0	1	0	1
D <sub>6</sub>	INP	0	0	0	0	0	1	0	0	0	0
D <sub>7</sub>	MEMR	1	1	0	1	0	0	0	0	1	0

Table 2-1. 8080 Status Bit Definitions

MEMR. Memory read. Used to strobe data from a memory chip into the 8080A microprocessor chip.

MEMW. Memory write. Used to strobe data output from the 8080A chip into read/write memory.

IN. Input. Used to strobe data from an input device into the accumulator within the 8080A chip.

OUT. Output. Used to strobe data from the accumulator into an output device external to the 8080A chip.

INTA. Interrupt acknowledge. Used to strobe a single-byte instruction into the instruction register within the 8080A chip during an interrupt.

The other signals associated with the control bus are RESET, INT (interrupt request), and INTE (interrupt enable). These eight control signals permit you to read and write into and from memory and input-output devices. They also allow you to process interrupts.


There is now a system controller and bus driver chip, the Intel 8228, that performs both the bidirectional data bus buffering as well as the latching and gating of the status signals. A typical interface circuit, courtesy of the Intel Corporation, is shown on the following page. A special feature of the 8228 chip is that it can generate three INTA pulses in sequence during an interrupt request; this feature is required when you attempt to strobe a two- or three-byte instruction into the instruction register. One problem with the 8228 chip is that it is expensive. The data bus buffering is limited to a standard fan-out of 10 TTL loads, or 16 mA current sink capability.

#### MEMORY

The necessary control section for the 8080A chip, including the status latch and associated status bits, has been discussed. We are now ready to add external devices to the MMD-1 microcomputer. The first such devices that will be needed are semiconductor memory chips. Semiconductor memory comes in various forms and types, but we shall only consider two types, read/write memory and electrically programmable read-only memory (EPROM), both of which are random access memories. Random access means that any single memory location may be accessed after any other location.

We have chosen the 2111 (or 8111) read/write memory chip, the specification sheet for which is given on a following page, since it is easy to interface to the 8080A. It is organized as 256 memory locations each with four bits per location, i.e., it is a 1024-bit memory chip. The 8111-2 has common input and output lines (I/O) over which data is transferred to and from the 8080A microprocessor chip. Clearly, these I/O lines are bidirectional. Each 8111-2 memory chip has eight address inputs (A0 through A7) to uniquely define a single memory location among the 256 possible locations. The control inputs to the 8111-2 include the read/write input (R/W), two chip enable inputs ( $CE_1$  and  $CE_2$ ), and an output disable input ( $OD$ ).

Since the word length in each 8111 chip is only four bits, pairs of such chips must be enabled and disabled simultaneously in order to provide the 8-bit word required by the 8080A microprocessor chip. Figure A6-4 demonstrates that MEMW (memory write, or NW) is connected to pin 16 and that MEMR (memory read, or MR) is connected to pin 9 on the 8111 read/write memory chip. Assuming that the



8080A CPU Standard Interface



### 1024 BIT (256 x 4) STATIC MOS RAM WITH COMMON I/O AND OUTPUT DISABLE

- Organization 256 Words by 4 Bits
- Access Time — 850 nsec Max.
- Common Data Input and Output
- Single +5V Supply Voltage
- Directly TTL Compatible — All Inputs and Output
- Static MOS — No Clocks or Refreshing Required
- Simple Memory Expansion — Chip Enable Input
- Fully Decoded — On Chip Address Decode
- Inputs Protected — All Inputs Have Protection Against Static Charge
- Low Cost Packaging — 18 Pin Plastic Dual-In-Line Configuration
- Low Power — Typically 150 mW
- Three-State Output — OR-Tie Capability


The Intel®8111-2 is a 256 word by 4 bit static random access memory element using normally off N-channel MOS devices integrated on a monolithic array. It uses fully DC stable (static) circuitry and therefore requires no clocks or refreshing to operate. The data is read out nondestructively and has the same polarity as the input data. Common input/output pins are provided.

The 8111-2 is designed for memory applications in small systems where high performance, low cost, large bit storage, and simple interfacing are important design objectives.

It is directly TTL compatible in all respects: inputs, outputs, and a single +5V supply. Separate chip enable (CE) leads allow easy selection of an individual package when outputs are OR-tied.

The Intel®8111-2 is fabricated with N-channel silicon gate technology. This technology allows the design and production of high performance, easy-to-use MOS circuits and provides a higher functional density on a monolithic chip than either conventional MOS technology or P-channel silicon gate technology.

Intel's silicon gate technology also provides excellent protection against contamination. This permits the use of low cost silicone packaging.



chip is enabled, the applicable truth table is as follows:

$\overline{\text{MEMW}}^*$	$\overline{\text{MEMR}}^*$	R/W	OD	
0	0	--	--	Input condition not possible
0	1	0	1	Memory write; disable memory output
1	0	1	0	Memory read
1	1	1	1	Disable memory output

\* NOTE:  $\overline{\text{MEMW}}$  is identical to  $\overline{\text{MW}}$  and  $\overline{\text{MEMR}}$  is identical to  $\overline{\text{MR}}$  in Figure A6-4.

The decoding of the address bus is depicted in Figure A6-4 on the right-hand side of the 8080A chip. The desired truth table for address bus bits A0 through A15 is:

A15	A14	A13	A12	A11	A10	A9	A8	A7	...	A0	Comments
0	0	0	0	0	0	0	0	X	...	X	Block 0 (reserved for KEX EPROM)
0	0	0	0	0	0	0	1	X	...	X	Block 1 (reserved for EPROM)
0	0	0	0	0	0	1	0	X	...	X	Block 2 (reserved for 8111 R/W memory)
0	0	0	0	0	0	1	1	X	...	X	Block 3 (reserved for 8111 R/W memory)

Here an X indicates that either a logic 0 or a logic 1 is permitted. A0 through A7 can be any combination of logic 0 and logic 1 states, a total of 256 different combinations. Observe that only address bits A8 and A9 change, giving all four possible combinations for the two bits. Address bits A10 through A15 remain at logic 0 for all of our selected addresses in our MMD-1 microcomputer.

It is customary practice to *absolutely decode* memory locations, that is, to ensure that all sixteen bits participate in the decoding of a memory location. For the 8111 chip, this can be done by using bits A8 through A15 to provide the desired chip enable (CE) input. Figure A6-4 demonstrates how this is done. Since the address bits A10 through A15 remain at logic 0, we use 74LS05 open collector inverters in a "wired-OR" configuration to provide a uniquely decoded logic condition. Observe the presence of a 1 k $\Omega$  pull-up resistor, R4. The truth table for the wired-OR circuit is as follows:

A15	A14	A13	A12	A11	A10	Q
0	0	0	0	0	0	1
X	X	X	X	X	1	0
X	X	X	X	1	X	0
X	X	X	1	X	X	0
X	X	1	X	X	X	0
X	1	X	X	X	X	0
1	X	X	X	X	X	0

NOTE: X = either logic 0 or logic 1

Observe that this truth table, though implemented with open collector inverters, is identical to that for a 6-input NOR gate. The unique logic state is Q = 1, and this output condition occurs only when all inputs are at logic 0.

Whenever the output from the wired-OR circuit is at logic 1, we know that A10 through A15 are at logic 0 and that our memory address must be within one of the four selected 256-byte blocks of memory. We must further narrow our memory selection process to a specific memory block. This is done with the aid of a 74LS155 decoder chip, the block diagram and pin configuration of which are given below.




Figure A6-5. Pin configuration of the 74LS155 chip and diagram of the MMD-1 circuit.

The 74LS155 chip is enabled and disabled using the output from the wired-OR circuit, where disabled corresponds to logic 0 (no blocks selected) and enabled corresponds to logic 1 (one and only one memory block selected). The truth table for the 74LS155 chip is as follows:

ENABLE	MR	B	A	2Y2	2Y3	1Y2	1Y3	
0	0	X	X	1	1	1	1	None selected
1	0	0	0	0	1	1	1	Block 0 (read EPROM memory)
1	0	0	1	1	0	1	1	Block 1 (read EPROM memory)
1	0	1	0	1	1	0	1	Block 2 (read R/W memory)
1	0	1	1	1	1	1	0	Block 3 (read R/W memory)
1	1	0	0	1	1	1	1	None selected
1	1	0	1	1	1	1	1	None selected
1	1	1	0	0	1	1	1	Block 2 (write into R/W memory)
1	1	1	1	1	0	1	1	Block 3 (write into R/W memory)

The outputs to blocks 2 and 3 go to the  $\overline{CE}_1$  inputs (pin 15) of the respective pairs of 8111 read/write memory chips, as can be seen for Block 3 in Figure A6-4. When pin 15 of the 8111 chip is at logic 0, the chip is enabled since  $\overline{CE}_2$  is wired to logic 0.

In addition to read/write memory, the MMD-1 microcomputer also contains some electrically programmable read-only memory (EPROM). The contents of EPROM chips are not destroyed when we shut the power off, as is the case with read/write memory, which is said to be *volatile memory*. You can purchase a special electronic device (or a circuit for your microcomputer) called an EPROM programmer and program the EPROM chips for your special applications.

We employ the Intel Corporation 1702A (or 8702A) EPROM chips, which can be erased through the use of ultraviolet light and re-programmed as many as forty or fifty times. The pin configuration of the 1702A/8702A chip is shown in




Figure A6-6. Pin configuration of the 1702A/8702A chip. Some of the power input pins are used only during programming. We shall assume here that the chip has been properly programmed prior to its inclusion in the MMD-1 microcomputer.

Figure A6-6. Observe that there are eight address inputs, A0 through A7, and eight data output pins, DATA OUT 1 through DATA OUT 8, a chip select input (pin 14), and several power input pins. In Figure A6-4, you can see how this chip is incorporated into the MMD-1 microcomputer. Pins 12, 13, 15, 22, and 23 are all tied to +5 Volts. Pins 16 and 24 are connected to -9 Volts. The Block 0 output from the 74LS155 decoder chip is connected to the CS input of the 1702A (pin 14). Observe that you can only read the 1702A chip; it is a read-only memory chip, not a read/write memory chip.

#### MMD-1 MICROCOMPUTER BUSES

The MMD-1 microcomputer buses consist of the address, data, and control buses. The address bus consists of sixteen buffered address lines. In Figure A6-4, the buffering of address bits A0 through A7 is shown. A pair of inverters, first the 74L04 and then the 7404, are used for each address line. The 74L04 chip has a fan-in of 0.1, or 0.16 mA, and is well suited for use with the 8080A microprocessor chip. The 8216 chips provide sufficient buffering for the eight data bus lines, D0 through D7. The 7400 NAND gates each have a fan-out of 10, more than enough for each control bus signal line, such as MEMR, MEMW, IN, OUT, and INTA. RESET and INT are inputs to the 8080A chip. The INTE output might require a buffer.

#### INPUT/OUTPUT

The input/output section of the MMD-1 microcomputer is shown in Figure A6-7. In Unit Number 20 in this book, you have already become familiar with I/O decoding and the use of 7475 latch chips and 8095 three-state buffer chips. Consequently, we shall discuss the I/O section of the MMD-1 only briefly here.

In order to transfer eight bits of data between the accumulator within the 8080A chip and an I/O device, an eight-bit device code is provided on the address bus bits A0 through A7. To select a unique device among the 256 possible devices,




Figure A6-7. The input/output section of the MD-1 microcomputer. This figure is reprinted here with the permission of Radio-Electronics magazine, a Gernsback publication. All rights reserved.

a decoder circuit such as those described in Unit Number 17 is required. In Figure A6-7, the decoder consists of the 74L42 chip and the six 74LS05 open collector inverters present at address lines A3 through A7. Five of the inverters serve as a wired-OR, or five-input NOR gate, circuit to decode address bits A3 through A7 into a unique logic state when the five address lines are all at logic 0. The principle used here is identical to that used for decoding the address bits A10 through A15 in the memory section of the MMD-1 microcomputer. The truth table is as follows:

A7	A6	A5	A4	A3	Q
0	0	0	0	0	1
X	X	X	X	1	0
X	X	X	1	X	0
X	X	1	X	X	0
X	1	X	X	X	0
1	X	X	X	X	0

NOTE: X = either logic 0 or logic 1

The remaining 74LS05 open collector inverter is used to invert Q to a logic 0 state when the five address bits are all at logic 0. This logic 0 condition is applied at the D input of the 74L42 chip.

Chip 74L42 is wired as a 3-line-to-8-line decoder in Figure A6-7 and has the following truth table:

D	A2	A1	A0	0	1	2	3	4	5	6	7	
1	X	X	X	1	1	1	1	1	1	1	1	No channel selected
0	0	0	0	0	1	1	1	1	1	1	1	Channel 0 (keyboard and Port 0)
0	0	0	1	1	0	1	1	1	1	1	1	Channel 1 (Port 1)
0	0	1	0	1	1	0	1	1	1	1	1	Channel 2 (Port 2)
0	0	1	1	1	1	1	0	1	1	1	1	Channel 3
0	1	0	0	1	1	1	1	0	1	1	1	Channel 4
0	1	0	1	1	1	1	1	1	0	1	1	Channel 5
0	1	1	0	1	1	1	1	1	1	0	1	Channel 6
0	1	1	1	1	1	1	1	1	1	1	0	Channel 7

Channels 0, 1, and 2 are gated with the  $\overline{\text{OUT}}$  control signal and used to strobe information from the bidirectional data bus into the latch chips for Ports 0, 1, and 2, respectively. Channel 0 is gated with the  $\overline{\text{IN}}$  control signal and used to strobe input data present at the 8095 three-state buffer chip into the 8080A microprocessor chip. The inputs to the 8095 chip consist of the outputs from a pair of 74148 8-line-to-3-line priority encoder chips, which are used to encode the 15-key keyboard. Included in the keyboard are keys 0 through 7, the See/Store key (S), the Go key (G), the HI address byte key (H), the LO address byte key (L), and three additional keys (A, B, and C) that have no specified use. The pin configuration of the 74148 chip and a truth table is provided in Figure A6-8. The keys are non-ideal mechanical switches that are debounced using software routines.

#### MMD-1 MICROCOMPUTER: THE OVERALL SYSTEM

The overall MMD-1 microcomputer system is shown as a photograph in Figure A6-10, as a schematic diagram in Figure A6-9, and as a block diagram in Figure A6-11. The control signals MR and MW in Figure A6-10 correspond to MEMR and MEMW.

SN54148, SN74148													
FUNCTION TABLE													
INPUTS										OUTPUTS			
EI	0	1	2	3	4	5	6	7	A2	A1	A0	ES	EO
H	X	X	X	X	X	X	X	X	H	H	H	H	H
L	H	H	H	H	H	H	H	H	H	H	H	H	L
L	X	X	X	X	X	X	X	L	L	L	L	L	H
L	X	X	X	X	X	X	L	H	L	L	L	L	H
L	X	X	X	X	L	H	H	H	L	H	L	L	H
L	X	X	X	L	H	H	H	H	L	H	L	L	H
L	X	X	L	H	H	H	H	H	L	L	L	L	H
L	X	L	H	H	H	H	H	H	L	L	L	L	H
L	L	H	H	H	H	H	H	H	H	H	L	L	H

**CONTROLS, SOCKETS, CONNECTORS, AND CIRCUIT FUNCTIONS**

Figure A6-9. Schematic diagram of the MMD-1 microcomputer.




Figure A6-10. Photograph of the MMD-1 microcomputer. Attached to the bus socket is the LR-27 bus monitor Outboard.





Figure A6-11. Block diagram of the MMD-1 microcomputer.





CONTROLS, CONNECTORS, AND CIRCUIT FUNCTIONS

Figure A6-12. Schematic diagram of the MI memory interface board, which fits on the MMD-1 microcomputer as shown above.

respectively. Although we shall not discuss it here, it is possible to extend the capabilities of the MMD-1 through the addition of the MI memory interface board, which is positioned on the MMD-1 microcomputer as shown in Figure A6-12. The MI memory interface board permits you to add 1 K of 1702A EPROM, 2 K of 8111-2 read/write memory, a cassette interface, and a teletype interface to your MMD-1. A block diagram of the board is shown in Figure A6-13. For additional details, contact E&L Instruments, Inc.




Figure A6-13. Block diagram of the MI memory interface board. Communication between the microcomputer and either the cassette or the teletype is in asynchronous serial ASCII code. The parallel-to-serial conversion is accomplished using a pair of UART chips.

#### HOW KEX OPERATES

The keyboard Executive software is contained in a single 1702A type EPROM in the location allocated for IC15 on the MMD-1 microcomputer. A listing is provided on the next two pages. In describing how KEX operates, we shall quote from the article of Jonathan A. Titus in the June, 1976 issue of Radio-Electronics magazine.

"The keyboard Executive software is contained in a single 1702A type PROM in the location allocated for IC15. This contains all the necessary software to operate the keyboard and the LED displays. This is our software controlled 'front panel', since the keys and LEDs perform functions determined by the KEX software."

"Whenever the R key is depressed, the 8080A CPU will start to execute the program that starts at location 0. Looking at the software listing for the KEX program, you will see that immediately after starting at location 0, the software instructions cause the computer to jump to location HI = 000, LO = 070 (HI = 000 through-

out the KEX program) where we start the program by pointing to the first R/W memory address (003 000). The address and the data in that location are displayed on the three output ports. This is done between POINTA and POINTC in the program. The software between POINTC and POINTD will do the necessary tasks to input new data from the keyboard and shift the data onto the LEDs. The shifting is done inside the 8080A with software instructions. Doing this by hardware would require many more ICs, but it takes relatively few software steps."

"The software routines at POINTD, POINTE, POINTF, and POINTG make up what is called a command decoder. The software decodes the keyswitches into real actions. Depressing H or L causes the data temporarily stored in the 8080A as numeric key inputs to be output to either the HI or LO set of LEDs. The S key causes the current or new data to be put back into the current memory location. Depressing G causes the computer to use the HI and LO address as the starting point for a new program."

"The TIMOUT and KBRD software subroutines have specific tasks. The TIMOUT will count its way through various loops for about 10 milliseconds, while the KBRD subroutine will input a code from the keyboard. The KBRD subroutine has some unique features that illustrate an interesting hardware-software tradeoff. The keyswitches used in the Dyna-Micro [MMD-1] are not bounce free, so that when the switches are opened or closed, they can often re-make or re-break the contacts. This can be confusing to the computer since it can't distinguish between a real switch closure and a bounce. We don't want the computer to sense each bounce as a key closure so we would like some way to filter them out. Additional circuitry including latches, clocks and monostables could do this for us, but it complicates the system. We can also do the debouncing via software."

"The KBRD subroutine will recognize any key closure, but it will only input the key codes after being sure that the key is closed and not bouncing. It does this by waiting after sensing a closure and then rechecking the switch to be sure it is still closed. It also checks when we release a key to be sure that it has stopped bouncing before it tries to sense another key being depressed by the user. We have traded some additional software steps for a great deal of hardware. Since there was plenty of PROM left, it was easy to include."

"The TIMOUT and KBRD software segments have been set up as subroutines and can be used in your software and in the experiments. Each of these subroutines may be started with a CALL instruction, 315. The TIMOUT subroutine does not affect any of the registers or flags and it only serves to delay the software flow by 10 ms."

"An important distinction between the 8008 and the 8080 processors is in the use of subroutines. In the 8008, return-pointer addresses were stored in the 8008 IC itself. In the 8080, these return-pointer addresses are stored in a portion of the R/W memory. This is called a "stack" area. Whenever a subroutine is used, we want to execute the subroutine and then return back to the normal program flow. These return addresses are very important to the computer since they provide the only link between the subroutine and the main program. If we are to store them in a portion of R/W memory, the computer must know where this storage area is if it is to be able to use the addresses properly. In the KEX software, this is preset to be the top of the R/W memory with instructions at locations 070, 071 and 072. The LXISP instruction loads an internal 8080 stack-pointer register to HI = 004, LO = 000. Since the stack-pointer register is *decremented* to point to a new location before anything is stored, the first

**TABLE II—KEYBOARD EXECUTIVE (KEX) PROGRAM**

```

*000 000
JMP
START
0

/JUMP UP TO R/W MEMORY TO
BE USED BY RESTARTS &
VECTURED INTERRUPTS

*000 010
JMP
010
000 010 303
000 011 010
000 012 003
003
*000 020
JMP
020
000 020 303
000 021 020
000 022 003
003
*000 030
JMP
030
000 030 303
000 031 030
000 032 003
003
*000 040
JMP
040
000 040 303
000 041 040
000 042 003
003
*000 350
JMP
050
000 050 303
000 051 050
000 052 003
003
*000 060
JMP
060
000 060 303
000 061 060
000 062 003
003

/BEGINNING OF MAIN PROGRAM

*000 070
LXISP
000 070 061 START, /SET STACK POINTER
TO TOP OF R/W MEM.
000 071 000
000 072 004
000 073 041
LXIH /INITIAL VALUE FOR
H & L
000 074 000
000 075 003
000 076 116 POINT A, MOVCM /LOAD MEM DATA INTO
TEMP DATA BUFFER
000 077 174 MOVAH /OUTPUT HI TO LED'S
000 100 323 OUT
000 101 001 MOVL /OUTPUT HI TO LED'S
000 102 175 OUT
000 103 323 OUT
000 104 000
000 105 171 POINT B, MOVAC /OUTPUT LOW TO
LED'S
000 106 323 OUT
000 107 002
000 110 315 POINT C, CALL /WAIT & INPUT NEXT
KEY CLOSURE
000 111 315 KBRD
000 112 000
000 113 376
000 114 010
000 115 322 JNC
/JUMP IF KEY WAS <
010
000 116 134 POINT D /I/O-7, OCTAL
(DIGIT)
0
000 117 000
000 120 107 MOVBA /SAVE KEY CODE
000 121 111 MOVAC /GET OLD VALUE
000 122 027 /ROTATE 3 TIMES

```

000 123	027	RAL	
000 124	027	RAL	
000 125	346	ANI	/MASK OUT LEAST SIG. OCTAL DIGIT
000 126	370	370	
000 127	260	ORAB	/OR IN NEW OCTAL DIGIT
000 130	117	MOVCA	/PUT NEW DATA BACK INTO BUFFER
000 131	303	JMP	
000 132	105	POINT B	
000 133	000	0	
000 134	376	POINT D, CPI	
000 135	011	011	/"/" KEY
000 136	302	JNZ	/JUMP IF NOT AN "L"
000 137	145	POINT E	
000 140	000	0	
000 141	151	MOVLX	/PUT BUFFER DATA IN L
000 142	303	JMP	
000 143	076	POINT A	
000 144	000	0	
000 145	376	POINT E, CPI	
000 146	010	010	/"/" KEY
000 147	302	JNZ	/JUMP IF NOT AN "H"
000 150	156	POINT F	
000 151	000	0	
000 152	141	MOVLX	/PUT BUFFER DATA IN H
000 153	303	JMP	
000 154	076	POINT A	
000 155	000	0	
000 156	376	POINT F, CPI	
000 157	013	013	/"/" KEY
000 160	302	JNZ	/JUMP IF NOT "S"
000 161	170	POINT G	
000 162	000	0	
000 163	161	MOVLX	/PUT TEMP. DATA INTO MEMORY
000 164	043	INHX	/INCREMENT H & L
000 165	303	JMP	
000 166	076	POINT A	
000 167	000	0	
000 170	376	POINT G, CPI	
000 171	012	012	/"/" KEY
000 172	302	JNZ	/JUMP IF NOT "G"
000 173	110	POINT C	
000 174	000	0	
000 175	351	PCHL	/GO EXECUTE PGM POINTED TO BY H & L
			/THIS 10 MSEC DELAY DISTURBS NO REGISTERS OR FLAG
000 277	365	TIMOUT,	*000 277
000 300	325	PUSHPSW /SAVE REGISTERS PUSHD LXLD	/LOAD D & E WITH VALUE BE DECREMENTED
000 301	021	046	
000 302	046	001	
000 303	003	DCXD	/JUMP IN THIS LOOP UNTIL D & E ARE BOTH ZERO
000 305	173	MOVAD	
000 306	262	000	
000 307	302	JNZ	
000 310	304	MORE	
000 311	000	0	
000 312	321	POPPD	
000 313	361	POPPSW /RESTORE REGISTERS	
000 314	311	RET	
			/THE KBRD ROUTINE DEBOUNCES KEY CLOSURES AND TRANSLATES KEY CODES

A-70

```

/FLAGS AND REG A ARE
CHANGED
/A0-A3 = CODE; A4-A7 =
0000

000 315 333 KBRD, IN /INPUT FROM
KEYBOARD
ENCODERS

000 316 000 000
000 317 267 ORAA /SET FLAGS
000 320 372 JM /JUMP BACK IF LAST
KEY NOT RELEASED

000 321 315 KBRD
000 322 000 0
000 323 315 CALL WAIT 10 MSEC
000 324 277 TIMOUT
000 325 000 0
000 326 333 FLAGCK, IN
000 327 000 000
000 330 267 ORAA
000 331 362 JP /JUMP BACK TO WAIT
FOR A NEW
KEY TO BE PRESSED

000 332 326 FLAGCK /PRESSED (FALSE
000 333 000 0 ALARM)
000 334 315 CALL /WAIT 10 MSEC FOR
BOUNCING

000 335 277 TIMOUT
000 336 000 0
000 337 333 IN
000 340 000 000
000 341 267 ORAA
000 342 362 JP /JUMP BACK IF NEW
KEY NOT STILL
PRESSED (FALSE
000 343 326 FLAGCK ALARM)

000 344 000 0
000 345 346 ANI /MASK OUT ALL BUT
KEY CODE

000 346 017 017
000 347 345 PUSHH /SAVE H & L
000 350 046 MVIH /ZERO H REG
000 351 000 000
000 352 306 ADI /ADD THE ADDRESS
OF THE BEGINNING
000 353 360 360 /OF THE TABLE TO
THE KEY CODE

000 354 187 MOVLA /
000 355 176 MOVAM /FETCH NEW VALUE
FROM TABLE
000 356 341 POPH /RESTORE H & L
000 357 311 RET

/THIS TRANSLATION TABLE
CONVERTS THE CODE
GENERATED BY KEY CLOSURES
TO THE CODE
USED BY THE MAIN KEX
PROGRAM

000 360 000 TABLE, 000
000 361 001 001
000 362 002 002
000 363 003 003
000 364 004 004
000 365 005 005
000 366 006 006
000 367 007 007
000 370 013 013 /S
000 371 000 000 /THIS CODE CAN'T
BE GENERATED

000 372 017 017 /C
000 373 012 012 /G
000 374 010 010 /H
000 375 011 011 /L
000 376 015 015 /A
000 377 016 016 /B

```

This listing of the Keyboard Executive (KEX) is courtesy of Radio-Electronics magazine, a Cernsback publication.

stack location will be HI = 003, LO = 377. Check your 16-bit binary numbers if this looks a little confusing."

"You can use the stack as set up by the KEX (generally a good idea) or you can put your own stack anywhere you want, just by using the LXISP instruction. Remember to avoid the stack area when writing your programs. Remember, too, that you can't put the stack in an area of non-existent memory or in PROM."

#### HOW THE MICROCOMPUTER OPERATES

We refer you to Unit Number 4 for a description of how the MMD-1 microcomputer operates. Briefly, you can enter programs via the keyboard, inspect read/write or EPROM memory contents, execute 8080 programs that are within the memory capability of the microcomputer, and output information to the three output ports. To do all this requires a program stored in one of the 1702A EPROM chips, in Block 0 to be specific. This pre-programmed chip, as noted above, is called the Keyboard Executive, or KEX. When you start the 8080 microcomputer, you first press the RESET (R) button and the microcomputer goes to memory location 0000000000000000, otherwise known as location 0 or HI = 000 and LO = 000. At this memory location, the 8080 chip finds the first instruction that it must execute. From this point forward, there exists a series of instructions that function as a bootstrap program to permit you to operate the microcomputer. The bootstrap program listed several pages back is only one possible program. Depending upon the use of your microcomputer, you can write bootstrap programs to input data from an ASCII keyboard, a teletypesriter, a CRT terminal, or a tape cassette. The bootstrap program could contain subroutines to exchange data between the microcomputer and paper tape punches and readers or floppy disks. It is beyond the scope of this Appendix to describe such software modifications here. Suffice to say that you should be able to develop such software when you complete this Bugbook.



