

# WESTERN DIGITAL

C O R P O R A T I O N

## BR1941L Dual Baud Rate Clock

### FEATURES


- 16 SELECTABLE BAUD RATE CLOCK FREQUENCIES
- DUAL SELECTABLE 16 X CLOCK OUTPUTS FOR FULL DUPLEX OPERATIONS
- OPERATES WITH CRYSTAL OSCILLATOR OR EXTERNALLY GENERATED FREQUENCY INPUT
- ROM MASKABLE FOR NON-STANDARD FREQUENCY SELECTIONS
- DIRECT UART/USRT AND TTL COMPATIBILITY
- OUTPUTS A 50% DUTY CYCLE CLOCK WITH 0.01% ACCURACY
- 18 PIN CERAMIC DIP PACKAGE
- 3 DIFFERENT FREQUENCY/DIVISOR PAIRS AVAILABLE

### GENERAL DESCRIPTION


The BR1941L is a combination Baud Rate Clock Generator and Programmable Divider. It is manufactured in N-channel MOS using silicon gate technology. This device is capable of generating 16 externally selected clock rates whose frequency is determined by either a single crystal or an externally generated input clock. The BR1941L is a programmable counter capable of generating a division from 2 to  $(2^{15}-1)$ .

The BR1941L is available programmed with the most used frequencies in data communication. Each frequency is selectable by strobing or hard wiring each of the two sets of four Rate Select inputs. Other frequencies/division rates can be generated by reprogramming the internal ROM coding through a MOS mask change. Additionally, further clock division may be accomplished through cascading of devices. The frequency output is fed into the XTAL/EXT input on a subsequent device.

The BR1941L can be driven by an external crystal or by TTL logic. All pins are TTL compatible.




PIN CONNECTIONS




BR1941L BLOCK DIAGRAM

## PIN DESCRIPTION

PIN NUMBER	SYMBOL	NAME	FUNCTION
1	XTAL/EXT 1	Crystal or External Input 1	This input receives one pin of the crystal package or one polarity of the external input.
2	V <sub>CC</sub>	Power Supply	+5 volt Supply
3	f <sub>R</sub>	Receiver Output Frequency	This output runs at a frequency selected by the Receiver Address inputs.
4-7	R <sub>A</sub> , R <sub>B</sub> , R <sub>C</sub> , R <sub>D</sub>	Receiver Address	The logic level on these inputs as shown in Table 1, selects the receiver output frequency, f <sub>R</sub> .
8	STR	Strobe-Receiver Address	A high-level input strobe loads the receiver address (R <sub>A</sub> , R <sub>B</sub> , R <sub>C</sub> , R <sub>D</sub> ) into the receiver address register. This input may be strobed or hard wired to +5V.
9	V <sub>DD</sub>	Power Supply	+12 volt Supply
10	NC	No Connection	
11	GND	Ground	Ground
12	STT	Strobe-Transmitter Address	A high-level input strobe loads the transmitter address (T <sub>A</sub> , T <sub>B</sub> , T <sub>C</sub> , T <sub>D</sub> ) into the transmitter address register. This input may be strobed or hard wired to +5V.
13-16	T <sub>D</sub> , T <sub>C</sub> , T <sub>B</sub> , T <sub>A</sub>	Transmitter Address	The logic level on these inputs, as shown in Table 1, selects the transmitter output frequency, f <sub>T</sub> .
17	f <sub>T</sub>	Transmitter Output Frequency	This output runs at a frequency selected by the Transmitter Address inputs.
18	XTAL/EXT 2	Crystal or External Input 2	This input receives the other pin of the crystal package or the other polarity of the external input.



**CONTROL TIMING**



**CRYSTAL/CLOCK OPTIONS**

## MAXIMUM RATINGS

Operating Temperature Range	0°C to +70°C
Positive Voltage on any Pin, with respect to ground	+20.0V
Negative Voltage on any Pin, with respect to ground	-0.3V
Storage Temperature	-65°C to +150°C
Lead Temperature (Soldering, 10 sec.)	+325°C

\*Stresses above those listed may cause permanent damage to the device. This is a stress rating only and Functional Operation of the device at these or at any other condition above those indicated in the operational sections of this specification are not implied.

## ELECTRICAL CHARACTERISTICS

( $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{CC} = +5\text{V} \pm 5\%$ ,  $V_{DD} = +12\text{V} \pm 5\%$ , unless otherwise noted)

PARAMETER	MIN.	TYP.	MAX.	UNIT	COMMENTS
<b>DC CHARACTERISTICS</b>					
<b>INPUT VOLTAGE LEVELS</b>					
Low-level, $V_{IL}$			0.8	V	excluding XTAL inputs
High-level, $V_{IH}$	$V_{CC}-1.5$		$V_{CC}$	V	
<b>OUTPUT VOLTAGE LEVELS</b>					
Low-level, $V_{OL}$			0.4	V	$I_{OL} = 3.2\text{ mA}$ $I_{OH} = 100\ \mu\text{A}$
High-level, $V_{OH}$	$V_{CC}-1.5$	4.0		V	
<b>INPUT CURRENT</b>					
Low-level, $I_{IL}$			0.3	mA	$V_{IN} = \text{GND}$ , excluding XTAL inputs
<b>INPUT CAPACITANCE</b>					
All inputs, $C_{IN}$		5	10	pf	$V_{IN} = \text{GND}$ , excluding XTAL inputs
<b>EXT INPUT LOAD</b>					
		4	5	$\mu\text{L}$	Series 7400 unit loads
<b>POWER SUPPLY CURRENT</b>					
$I_{CC}$		20	30	mA	
$I_{DD}$		20	30	mA	
<b>AC CHARACTERISTICS</b>					
<b>CLOCK FREQUENCY</b>					
		5.0688		MHz	$T_A = +25^\circ\text{C}$ XTAL, EXT
<b>PULSE WIDTH (<math>T_{PW}</math>)</b>					
Clock					50% Duty Cycle $\pm 10\%$
Receiver strobe	150		DC	ns	See Note 1
Transmitter strobe	150		DC	ns	See Note 1
<b>INPUT SET-UP TIME (<math>T_{SET-UP}</math>)</b>					
Address	50			ns	See Note 1
<b>OUTPUT HOLD TIME (<math>T_{HOLD}</math>)</b>					
Address	50			ns	

NOTE 1: Input set-up time can be decreased to  $>0$  ns by increasing the minimum strobe width by 50 ns to a total of 200 ns.

All inputs except XTAL/EXT have internal pull-up resistors.

## OPERATION

### Standard Frequencies

Choose a Transmitter and receiver frequency from the table below. Program the corresponding address into TA-TD and RA-RD respectively using 200 nsec minimum strobe pulses or by hard wiring the strobe and address inputs.

### Non-Standard Frequencies

To accomplish non-standard frequencies do one of the following:

1. Choose a crystal that when divided by the BR1941 generates the desired frequency.
2. Cascade devices by using the frequency outputs as an input to the XTAL/EXT inputs of the subsequent BR1941.
3. Consult the factory for possible changes via ROM mask reprogramming.

TABLE 1. CRYSTAL FREQUENCY = 5.0688 MHz

Transmit/Receive Address				Baud Rate	Theoretical Frequency 16X Clock	Actual Frequency 16X Clock	Percent Error	Duty Cycle %	Divisor
D	C	B	A						
0	0	0	0	50	0.8 KHz	0.8 KHz	—	50/50	6336
0	0	0	1	75	1.2	1.2	—	50/50	4224
0	0	1	0	110	1.76	1.76	—	50/50	2880
0	0	1	1	134.5	2.152	2.1523	0.016	50/50	2355
0	1	0	0	150	2.4	2.4	—	50/50	2112
0	1	0	1	200	4.8	4.8	—	50/50	1056
0	1	1	0	300	9.6	9.6	—	50/50	528
0	1	1	1	600	19.2	19.2	—	50/50	264
1	0	0	0	1200	28.8	28.8	—	50/50	176
1	0	0	1	1800	32.0	32.081	0.253	50/50	158
1	0	1	0	2400	38.4	38.4	—	50/50	132
1	0	1	1	3600	57.6	57.6	—	50/50	88
1	1	0	0	4800	76.8	76.8	—	50/50	66
1	1	0	1	7200	115.2	115.2	—	50/50	44
1	1	1	0	9600	153.6	153.6	—	48/52	33
1	1	1	1	19,200	307.2	316.8	3.125	50/50	18

BR1941L

TABLE 2. CRYSTAL FREQUENCY = 5.0688 MHz

Transmit/Receive Address				Baud Rate	Theoretical Frequency 32X Clock	Actual Frequency 32X Clock	Percent Error	Duty Cycle %	Divisor
D	C	B	A						
0	0	0	0	50	1.6 KHz	1.6 KHz	—	50/50	3168
0	0	0	1	75	2.4	2.4	—	50/50	2112
0	0	1	0	110	3.52	3.52	—	50/50	1440
0	0	1	1	134.5	4.304	4.303	.026	50/50	1178
0	1	0	0	150	4.8	4.8	—	50/50	1056
0	1	0	1	200	6.4	6.4	—	50/50	792
0	1	1	0	300	9.6	9.6	—	50/50	528
0	1	1	1	600	19.2	19.2	—	50/50	264
1	0	0	0	1200	38.4	38.4	—	50/50	132
1	0	0	1	1800	57.6	57.6	—	50/50	88
1	0	1	0	2400	76.8	76.8	—	50/50	66
1	0	1	1	3600	115.2	115.2	—	50/50	44
1	1	0	0	4800	153.6	153.6	—	—	33
1	1	0	1	7200	230.4	230.4	—	50/50	22
1	1	1	0	9600	307.2	298.16	2.941	—	17
1	1	1	1	19,200	614.4	633.6	3.125	50/50	8

\*When the duty cycle is not exactly 50% it is 50% ± 10%

BR1941L-6

This is a preliminary specification with tentative device parameters and may be subject to change after final product characterization is completed.

Information furnished by Western Digital Corporation is believed to be accurate and reliable. However, no responsibility is assumed by Western Digital Corporation for its use; nor any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Western Digital Corporation. Western Digital Corporation reserves the right to change said circuitry at any time without notice.

TABLE 3. CRYSTAL FREQUENCY = 4.9152 MHz

Transmit/Receive Address				Baud Rate	Theoretical Frequency 16X Clock	Actual Frequency 16X Clock	Percent Error	Duty Cycle %	Divisor
D	C	B	A						
0	0	0	0	50	0.8 KHz	0.8 KHz	—	50/50	6144
0	0	0	1	75	1.2	1.2	—	50/50	4096
0	0	1	0	110	1.76	1.7598	-0.01	—	2793
0	0	1	1	134.5	2.152	2.152	—	50/50	2284
0	1	0	0	150	2.4	2.4	—	50/50	2048
0	1	0	1	300	4.8	4.8	—	50/50	1024
0	1	1	0	600	9.6	9.6	—	50/50	512
0	1	1	1	1200	19.2	19.2	—	50/50	256
1	0	0	0	1800	28.8	28.7438	-0.19	—	171
1	0	0	1	2000	32.0	31.9168	-0.26	50/50	154
1	0	1	0	2400	38.4	38.4	—	50/50	128
1	0	1	1	3600	57.6	57.8258	0.39	—	85
1	1	0	0	4800	76.8	76.8	—	50/50	64
1	1	0	1	7200	115.2	114.306	-0.77	—	43
1	1	1	0	9600	153.6	153.6	—	50/50	32
1	1	1	1	19,200	307.2	307.2	—	50/50	16

\*When the duty cycle is not exactly 50% it is 50% ± 10%

BR1941L-5

### Crystal Specifications

User must specify termination (pin, wire, other)  
Frequency — 5.0688 MHz, or 4.9152 MHz at dut.

Temperature range 0°C to 70°C

Series resistance 50

Series Resonant

Overall tolerance ± .01%

### CRYSTAL MANUFACTURERS (Partial List)

Northern Engineering Laboratories  
357 Beloit Street  
Burlington, Wisconsin 53105  
(414) 763-3591

Bulova Frequency Control Products  
61-20 Woodside Avenue  
Woodside, New York 11377  
(212) 335-6000

CAL Crystal  
1142 N. Gilbert Street  
Anaheim, California 92801  
(Available in HC-18 small can)  
(714) 991-1580

CTS Knights Inc.  
101 East Church Street  
Sandwich, Illinois 60548  
(815) 786-8411

**This Document was scanned and  
contributed by:**

**Barry A. Watzman**