8080 Microcomputer Systems Systems Manual September 1975 September

CONTENTS

INTRODUCTION		CHAPTER 4 -	
General	i	INSTRUCTION SET	
Advantages of Designing with Microcomputers	ü	General	4-1
Microcomputer Design Aids	111	Data Transfer Group	4-4
Application Example	iii	Arithmetic Group	4-6
Application Table	iv	Branch Group	4-11
Application rable	IV	Stack, I/O and Machine Control Group	4-13
CHAPTER 1 – THE FUNCTIONS OF A COMPUTER		Summary Table	4-15
A Typical Computer System	1-1	CHAPTER 5 —	
The Architecture of a CPU	1-1	8080 MICROCOMPUTER SYSTEM COMPONENTS	
Computer Operations	1-3	CPU Group	
	. •	8224 Clock Generator	
CHAPTER 2 — THE 8080 CENTRAL PROCESSING UNIT		Functional Description and	
General	2-1	System Applications	5-1
		Data Sheet	5-4
Architecture of the 8080 CPU	2-2	8228 System Controller	
The Processor Cycle	2-3	Functional Description and	
Interrupt Sequences	2-11	System Applications	5-7
Hold Sequences		Data Sheet	5-11
Halt Sequences		8080A Central Processor	
Start-up of the 8080 CPU	2-13	Data Sheet	5-13
CHAPTER 3 -		8080A-1 Central Processor (1.3μs)	
INTERFACING THE 8080		Data Sheet	5-20
General	3-1	8080A-2 Central Processor (1.5µs)	
Basic System Operation	3-1	Data Sheet	5-24
CPU Module Design	3-2	M8080A Central Processor (-55° to +125°C)	
Interfacing the 8080 to Memory and		Data Sheet	5-29
I/O Devices	3.6		

Intel Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in an Intel product. No other circuit patent licenses are implied,

ROMs	8255 Programmable Peripheral Interface
8702A Erasable PROM (256 x 8)	Basic Functional Description 5-113
Data Sheet	37 Detailed Operational Description 5-116
8708/8704 Erasable PROM (1K x 8)	System Applications of the 8255 5-127
Data Sheet	45 Data Sheet
8302 Mask ROM (256 x 8)	8251 Programmable Communication Interface
Data Sheet	51 Basic Functional Description 5-135
8308 Mask ROM (1K x 8)	Detailed Operational Description 5-139
Data Sheet	59 System Applications of the 8251 5-143
8316A Mask ROM (2K x 8)	Data Sheet
Data Sheet	61 Peripherals
RAMs	8205 One of 8 Decoder
8101-2 Static RAM (256 x 4)	Functional Description 5-147
Data Sheet	67 System Applications of the 8205 5-149
8111-2 Static RAM (256 x 4)	Data Sheet
Data Sheet	71 8214 Priority Interrupt Control Unit
8102-2 Static RAM (1K x 1)	Interrupts in Microcomputer Systems 5-153
Data Sheet 5-	75 Functional Description 5-155
8102A-4 Static RAM (1K x 1)	System Applications of the 8214 5-157
Data Sheet	79 Data Sheet
8107B-4 Dynamic RAM (4K x 1)	8216/8226 4-Bit Bi-Directional Bus Driver
Data Sheet 5-	83 Functional Description 5-163
5101 Static CMOS RAM (256 x 4)	System Applications of the 8216/8226 5-165
Data Sheet	91 Data Sheet
8210 Dynamic RAM Driver	Coming Soon
Data Sheet	8253 Programmable Interval Timer 5-169
8222 Dynamic RAM Refresh Controller	0057.0
New Product Announcement 5-5	8259 Programmable Interrupt Controller 5-173
1/0	-
8212 8-Bit I/O Port	CHAPTER 6 – PACKAGING INFORMATION 6-1
Functional Description 5-10	01 FACKAGING INFORMATION 6-1
System Applications of the 8212 5-10	03
0 - 0	

INTRODUCTION

Since their inception, digital computers have continuously become more efficient, expanding into new applications with each major technological improvement. The advent of minicomputers enabled the inclusion of digital computers as a permanent part of various process control systems. Unfortunately, the size and cost of minicomputers in "dedicated" applications has limited their use. Another approach has been the use of custom built systems made up of "random logic" (i.e., logic gates, flip-flops, counters, etc.). However, the huge expense and development time involved in the design and debugging of these systems has restricted their use to large volume applications where the development costs could be spread over a large number of machines.

Today, Intel offers the systems designer a new alternative... the microcomputer. Utilizing the technologies and experience gained in becoming the world's largest supplier of LSI memory components, Intel has made the power of the digital computer available at the integrated circuit level. Using the n-channel silicon gate MoS process, Intel engineers have implemented the fast (2 μs . cycle) and powerful (72 basic instructions) 8080 microprocessor on a single LSI chip. When this processor is combined with memory and I/O circuits, the computer is complete. Intel offers a variety of analom-access memory (RAM), read-only memory (ROM) as shift register circuits, that combine with the 8080 processor to form the MCS-80 microcomputer system, a system that can directly address and retrieve as many as 65,536 bytes stored in the memory devices.

The 8080 processor is packaged in a 40-pin dual in-line package (DIP) that allows for remarkably easy interfacing. The 8080 has a 16-bit address bus, a 8-bit bidirectional data bus and fully decoded, TTL-compatible control outputs. In addition to supporting up to 64K bytes of mixed RAM and ROM memory, the 8080 can address up to 256 input ports and 256 output ports; thus allowing for virtually unlimited system expansion. The 8080 instruction set includes conditional branching, decimal as well as binary arithmetic,

logical, register-to-register, stack pontrol and memory reference instructions. In fact, the 8080 instruction set is powerful enough to rival the performance of many of the much higher priced minicomputers, yet the 8080 is upward software compatible with Intel's earlier 8008 microprocessor (i.e., programs written for the 8008 can be assembled and executed on the 8080.

In addition to an extensive instruction set oriented to problem solving, the 8080 has another significant feature—SPEED. In contrast to random logic designs which tend to work in parallel, the microcomputer works by sequentially executing its program. As a result of this sequential execution, the number of tasks a midrocomputer can undertake in a given period of time is directly proportional to the execution speed of the microcomputer. The speed of execution is the limiting factor of the realm of applications of the microcomputer. The 8080, with instruction times as short as 2 µsec., is an order of magnitude faster than earlier generations of microcomputers, and therefore has an expanded field of potential applications.

The architecture of the 8080 also shows a significant improvement over earlier microdomputer designs. The 8080 contains a 16-bit stack pointer that controls the addressing of an external stack located in memory. The pointer can be initialized via the proper instructions such that any portion of external memory can be used as a last in/first out stack; thus enabling almost unlimited subroutine nesting. The stack pointer allows the contents of the program counter, the accumulator, the condition flags or lany of the data registers to be stored in or retrieved from the external stack. In addition, multi-level interrupt processing is possible using the 8080's stack control instructions. The status of the processor can be "pushed" onto the stack when an interrupt accepted, then "popped" off the stack after the interrupt has been serviced. This ability to save the contents of the processor's registers is possible even if an interrupt service routine, itself, is interrupted.

i

	CONVENTIONAL SYSTEM	PROGRAMMED LOGIC
Product definition		Simplified because of ease of incorporating features
System and logic design	Done with logic diagrams	Can be programmed with design aids (compilers, assemblers, editors)
Debug	Done with conventional Lab Instrumentation	Software and hardware aids reduce time
PC card layout		Fewer cards to layout
Documentation		Less hardware to document
Cooling and packaging		Reduced system size and power consumption eases job
Power distribution		Less power to distribute
Engineering changes	Done with yellow wire	Change program

Table 0-1. The Advantages of Using Microprocessors

ADVANTAGES OF DESIGNING WITH MICROCOMPUTERS

Microcomputers simplify almost every phase of product development. The first step, as in any product development. The first step, as in any product development program, is to identify the various functions that the end system is expected to perform. Instead of realizing these functions with networks of gates and flip-flops, the functions are implemented by encoding suitable sequences of instructions (programs) in the memory elements. Data and certain types of programs are stored in RAM, while the basic program can be stored in ROM. The microprocessor performs all of the system's functions by fetching the instructions in memory, executing them and communicating the results via the microcomputer's I/O ports. An 8080 microprocessor, executing the programmed logic stored in a single 2048-byte ROM element, can perform the same logical functions that might have previously required up to 1000 logic gates.

The benefits of designing a microcomputer into your system go far beyond the advantages of merely simplifying product development. You will also appreciate the profitmaking advantages of using a microcomputer in place of custom-designed random logic. The most apparent advantage is the significant savings in hardware costs. A microcomputer chip set replaces dozens of random logic elements, thus reducing the cost as well as the size of your system. In addition, production costs drop as the number of individual components to be handled decreases, and the number of complex printed circuit boards (which are difficult to layout, test and correct) is greatly reduced. Probably the most profitable advantage of a microcomputer is its flexibility for change. To modify your system, you merely re-program the memory elements; you don't have to redesign the entire system. You can imagine the savings in time and money when you want to upgrade your product. Reliability is another reason to choose the microcomputer over random logic. As the number of components decreases, the probability of a malfunctioning element likewise decreases. All

of the logical control functions formerly performed by numerous hardware components can now be implemented in a few ROM circuits which ale non-volatile; that is, the contents of ROM will never be lost, even in the event of a power failure. Table 0.1 summarizes many of the advantages of using microcomputers.

MICROCOMPUTER DESIGN AIDS

If you're used to logic design and the idea of designing with programmed logic seems like too radical a change, regardless of advantages, there's no need to worry because Intel has already done most of the groundwork for you. The INTELLEC® 8 Development Systems provide flexible, inexpensive and simplified methods for OEM product development. The INTELLEC® 8 provides RAM program storage making program loading and modification easier, a display and control console for system monitoring and debugging, a standard TTY interface, a PRQM programming capability and a standard software package (System Monitor, Assembler and Test Editor). In addition to the standard software package available with the INTELLEC® 8, Intel offers a PL/M compiler, a cross-assembler and a simulator written in FORTRAN IV and designed to run on any large scale computer. These programs may be procured directly from Intel or from a number of nationwide computer time-sharing services. Intel's Microcomputer Systems Group is always available to provide assistance in every phase of your product

Intel also provides complete documentation on all their hardware and software products. In addition to this User's Manual, there are the:

- PL/M Language Reference Manual
- 8080 Assembly Language Programming Manual
 INTELLEC® 8/MOD 80 Operator's Manual
- INTELLEC® 8/MOD 80 Operator's Manual
 INTELLEC® 8/MOD 80 Hardware Reference
- Manual Manual
- 8080 User's Program Library

APPLICATIONS EXAMPLE

The 8080 can be used as the basis for a wide variety of calculation and control systems. The system configurations for particular applications will differ in the nature of the peripheral devices used and in the amount and the type of memory required. The applications and solutions described in this section are presented primarily to show how microcomputers can be used to solve design problems. The 8080 should not be considered limited either in scope or performance to those applications listed here.

Consider an 8080 microcomputer used within an automatric computing scale for a supermarket. The basic machine has two input devices: the weighing unit and a keyboard, used for function selection and to enter the price per unit of weight. The only output device is a display showing the total price, although a ticket printer might be added as an optional output device.

The control unit must accept weight information from the weighing unit, function and data inputs from the key-board, and generate the display. The only arithmetic function to be performed is a simple multiplication of weight times rate.

The control unit could probably be realized with standard TTL logic. State diagrams for the various portions could be drawn and a multiplier unit designed. The whole design could then be tied together, and eventually reduced to a selection of packages and a printed circuit board layout. In effect, when designing with a logic family such as TTL, the designs are "customized" by the choice of packages and the wiring of the logic.

If, however, an 8080 microcomputer is used to realize

the control unit (as shown in Figure 0-1), the only "custom" logic will be that of the interface circuits. These circuits are usually quite simple, providing electrical buffering for the input and output signals.

Instead of drawing state diagrams leading to logic, the system designer now prepares a flow chart, indicating which input signals must be read, what processing and computations are needed, and what output signals must be produced. A program is written from the flow chart. The program is then assembled into bit patterns which are loaded into the program memory. Thus, this system is customized primarily by the contents of program memory.

For this automatic scale, the program would probably reside in read-only memory (ROM), since the microcomputer would always execute the same program, the one which implements the scale functions. The processor would constantly monitor the keyboard and weighing unit, and update the display whenever necessary. The unit would require very little data memory; it would only be needed for rate storage, intermediate results, and for storing a copy of the display.

When the control portion of a product is implemented with a microcomputer chip set, functions can be changed and features added merely by altering the program in memory. With a TTL based system, however, alterations may require extensive rewiring, alteration of PC boards, etc.

The number of applications for microcomputers is limited only by the depth of the designer's imagination. We have listed a few potential applications in Table 0-2, along with the types of peripheral devices usually associated with each product.




Figure 0-1. Microcomputer Application - Automatic Scale

with a clearly defined activity is called a **State**. And the interval between pulses of the timing oscillator is referred to as a **Clock Period**. As a general rule, one or more clock periods are necessary for the completion of a state, and there are several states in a cycle.

Instruction Fetch:

The first state(s) of any instruction cycle will be dedicated to fetching the next instruction. The CPU issues a read signal and the contents of the program counter are sent to memory, which responds by returning the next instruction word. The first byte of the instruction is placed in the instruction register. If the instruction consists of more than one byte, additional states are required to fetch each byte of the instruction. When the entire instruction is present in the CPU, the program counter is incremented (in preparation for the next instruction fetch) and the instruction is decoded. The operation specified in the instruction will be executed in the remaining states of the instruction cycle. The instruction may call for a memory read or write, an input or output and/or an internal CPU operation, such as a register-to-register transfer or an add-registers operation.

Memory Read:

An instruction fetch is merely a special memory read operation that brings the instruction to the CPU's instruction register. The instruction fetched may then call for data to be read from memory into the CPU. The CPU again issues a read signal and sends the proper memory address; memory responds by returning the requested word. The data received is placed in the accumulator or one of the other general purpose registers (not the instruction register).

Memory Write:

A memory write operation is similar to a read except for the direction of data flow. The CPU issues a write signal, sends the proper memory address, then sends the data word to be written into the addressed memory location.

Wait (memory synchronization):

As previously stated, the activities of the processor are timed by a master clock oscillator. The clock period determines the timing of all processing activity.

The speed of the processing cycle, however, is limited by the memory's Access Time. Once the processor has sent a read address to memory, it cannot proceed until the memory has had time to respond. Most memories are capable of responding much faster than the processing cycle requires. A few, however, cannot supply the addressed byte within the minimum time established by the processor's clock.

Therefore a processor should contain a synchronization provision, which permits the memory to request a Wait state. When the memory receives a read or write enable signal, it places a request signal on the processor's READY line, causing the CPU to idle temporarily. After the memory has had time to respond, it frees the processor's READY line, and the instruction cycle proceeds.

Input/Output:

Input and Output operations are similar to memory read and write operations with the exception that a peripheral I/O device is addressed instead of a memory location. The CPU issues the appropriate input or output control signal, sends the proper device address and either receives the data being input or sends the data to be output.

Data can be input/output in either parallel or serial form. All data within a digital computer is represented in binary coded form. A binary data word consists of a group of bits; each bit is either a one or a zero. Parallel I/O consists of transferring all bits in the word at the same time, one bit per line. Serial I/O consists of transferring one bit at a time on a single line. Naturally serial I/O is much slower, but it requires considerably less hardware than does parallel I/O.

Interrupts:

Interrupt provisions are included on many central processors, as a means of improving the processor's efficiency. Consider the case of a computer that is processing a large volume of data, portions of which are to be output to a printer. The CPU can output a byte of data within a single machine cycle but it may take the printer the equivalent of many machine cycles to actually print the character specified by the data byte. The CPU could then remain idle waiting until the printer can accept the next data byte. If an interrupt capability is implemented on the computer, the CPU can output a data byte then return to data processing. When the printer is ready to accept the next data byte, it can request an interrupt. When the CPU acknowledges the interrupt, it suspends main program execution and automatically branches to a routine that will output the next data byte. After the byte is output, the CPU continues with main program execution. Note that this is, in principle, quite similar to a subroutine call except that the jump is initiated externally rather than by the program.

More complex interrupt structures are possible, in which several interrupting devices share the same processor but have different priority levels, interruptive processing is an important feature that enables maximum untilization of a processor's capacity for high system throughput.

Hold:

Another important feature that improves the throughput of a processor is the Hold. The hold provision enables Direct Memory Access (DMA) operations.

In ordinary input and output operations, the processor itself supervises the entire data transfer. Information to be placed in memory is transferred from the input device to the processor, and then from the processor to the designated memory location. In similar fashion, information that goes

CHAPTER TONE
THE FUNCTUTER
OF A COMPUTER

This chapter introduces certain basic computer concepts. It provides background information and definitions which will be useful in later chapters of this manual. Those already familiar with computers may skip this material, at their option.

A TYPICAL COMPUTER SYSTEM

A typical digital computer consists of:

- a) A central processor unit (CPU)
- b) A memory
- c) Input/output (I/O) ports

The memory serves as a place to store **Instructions**, the coded pieces of information that direct the activities of the CPU, and **Data**, the coded pieces of information that are processed by the CPU. A group of logically related instructions stored in memory is referred to as a **Program**. The CPU "reads" each instruction from memory in a logically determined sequence, and uses it to initiate processing actions. If the program sequence is coherent and logical, processing the program will produce intelligible and useful results.

The memory is also used to store the data to be manipulated, as well as the instructions that direct that manipulation. The program must be organized such that the CPU does not read a non-instruction word when it expects to see an instruction. The CPU can rapidly access any data stored in memory; but often the memory is not large enough to store the entire data bank required for a particular application. The problem can be resolved by providing the computer with one or more Input Ports. The CPU can address these ports and input the data contained there. The addition of input ports enables the computer to receive information from external equipment (such as a paper tape reader of loppy disk) at high rates of speed and in large volumes.

A computer also requires one or more **Output Ports** that permit the CPU to communicate the result of its processing to the outside world. The output may go to a display, for use by a human operator, to a peripheral device that produces "hard-copy," such as a line-printer, to a

peripheral storage device, such as a floppy disk unit, or the output may constitute process control signals that direct the operations of another system, such as an automated assembly line. Like input ports, output ports are addressable. The input and output ports together permit the processor to communicate with the outside world.

The CPU unifies the system. It controls the functions performed by the other components. The CPU must be able to fetch instructions from memory, decode their binary contents and execute them. It must also be able to reference memory and I/O ports as necessary in the execution of instructions. In addition, the CPU should be able to recognize and respond to certain external control signals, such as INTERRUPT and WAIT requests. The functional units within a CPU that enable it to perform these functions are described below.

THE ARCHITECTURE OF A CPU

A typical central processor unit (CPU) consists of the following interconnected functional units:

- Registers
- Arithmetic/Logic Unit (ALU)
- Control Circuitry

Registers are temporary storage units within the CPU. Some registers, such as the program counter and instruction register, have dedicated uses. Other registers, such as the accumulator, are for more general purpose use.

Accumulator:

The accumulator usually stores one of the operands to be manipulated by the ALU. A typical instruction might direct the ALU to add the contents of some other register to the contents of the accumulator and store the result in the accumulator itself. In general, the accumulator is both a source (operand) and a destination (result) register.

Often a CPU will include a number of additional general purpose registers that can be used to store operands or intermediate data. The availability of general purpose

Code or **Operation Code**. An eight-bit word used as an instruction code can distinguish between 256 alternative actions, more than adequate for most processors.

The processor fetches an instruction in two distinct operations. First, the processor transmits the address in its Program Counter to the memory. Then the memory returns the addressed byte to the processor. The CPU stores this instruction byte in a register known as the Instruction Register, and uses it to direct activities during the remainder of the instruction execution.

The mechanism by which the processor translates an instruction code into specific processing actions requires more elaboration than we can here afford. The concept, however, should be intuitively clear to any logic designer. The eight bits stored in the instruction register can be decoded and used to selectively activate one of a number of output lines, in this case up to 256 lines. Each line represents a set of activities associated with execution of a particular instruction code. The enabled line can be combined with selected timing pulses, to develop electrical signals that can then be used to initiate specific actions. This translation of code into action is performed by the Instruction Decoder and by the associated control circuitry.

An eight-bit instruction code is often sufficient to specify a particular processing action. There are times, however, when execution of the instruction requires more information than eight bits can convey.

One example of this is when the instruction references a memory location. The basic instruction code identifies the operation to be performed, but cannot specify the object address as well. In a case like this, a two- or three-byte instruction must be used. Successive instruction bytes are stored in sequentially adjacent memory locations, and the processor performs two or three fetches in succession to obtain the full instruction. The first byte retrieved from memory is placed in the processor's instruction register, and subsequent bytes are placed in temporary storage; the processor then proceeds with the execution phase. Such an instruction is referred to as Variable Length.

Address Register(s):

A CPU may use a register or register-pair to hold the address of a memory location that is to be accessed for data. If the address register is Programmable, (i.e., if there are instructions that allow the programmer to alter the contents of the register) the program can "build" an address in the address register prior to executing a Memory Reference instruction (i.e., an instruction that reads data from memory, writes data to memory or operates on data stored in memory).

Arithmetic/Logic Unit (ALU):

All processors contain an arithmetic/logic unit, which is often referred to simply as the ALU. The ALU, as its name implies, is that portion of the CPU hardware which

performs the arithmetic and logical operations on the binary data.

The ALU must contain an combining the contents of two registers in accordance with the logic of binary arithmetic. This provision permits the processor to perform arithmetic manipulations on the data it obtains from memory and from its other inputs.

Using only the basic adder a capable programmer can write routines which will subtrast, multiply and divide, giving the machine complete arithmetic capabilities. In practice, however, most ALUs provide other built-in functions, including hardware subtraction, bdolean logic operations, and shift capabilities.

The ALU contains Flag Bits which specify certain conditions that arise in the course of arithmetic and logical manipulations. Flags typically include Carry, Zero, Sign, and Parity. It is possible to program jumps which are conditionally dependent on the status of one or more flags. Thus, for example, the program may be designed to jump to a special routine if the carry bit is set following an addition instruction.

Control Circuitry:

The control circuitry is the primary functional unit within a CPU. Using clock inputs, the control circuitry maintains the proper sequence of events required for any processing task. After an instruction is fetched and decoded, the control circuitry issues the appropriate signals (to units both internal and external to the CPU) for initiating the proper processing action. Often the control circuitry will be capable of responding to external signals, such as an interrupt or wait request. An Interrupt request will cause the control circuitry to temporarily interrupt main program execution, jump to a special routihe to service the interrupting device, then automatically return to the main program. A Wait request is often issued by a memory or I/O element that operates slower than the CPU. The control circuitry will idle the CPU until the memory or I/O port is ready with the data.

COMPUTER OPERATIONS

There are certain operations that are basic to almost any computer. A sound understanding of these basic operations is a necessary prerequisite to examining the specific operations of a particular computer.

Timing

The activities of the central processor are cyclical. The processor fetches an instruction performs the operations required, fetches the next instruction, and so on. This orderly sequence of events requires precise timing, and the CPU therefore requires a free running oscillator clock which furnishes the reference for all processor actions. The combined fetch and execution of a single instruction is referred to as an Instruction Cycle. The portion of a cycle identified

be synchronized with the pulses of the driving clock. Thus, the duration of all states are integral multiples of the clock period.

To summarize then, each clock period marks a state; three to five states constitute a machine cycle; and one to five machine cycles comprise an instruction cycle. A full instruction cycle requires anywhere from four to eight-teen states for its completion, depending on the kind of instruction involved.

Machine Cycle Identification:

With the exception of the DAD instruction, there is just one consideration that determines how many machine cycles are required in any given instruction cycle: the number of times that the processor must reference a memory address or an addressable peripheral device, in order to fetch and execute the instruction. Like many processors, the 8080 is so constructed that it can transmit only one address per machine cycle. Thus, if the fetch and execution of an instruction requires two memory references, then the instruction cycle associated with that instruction consists of two machine cycles. If five such references are called for, then the instruction cycle contains five machine cycles.

Every instruction cycle has at least one reference to memory, during which the instruction is fetched. An instruction cycle must always have a fetch, even if the execution of the instruction requires no further references to memory. The first machine cycle in every instruction cycle is therefore a FETCH. Beyond that, there are no fast rules. It depends on the kind of instruction that is fetched.

Consider some examples. The add-register (ADD r) instruction is an instruction that requires only a single machine cycle (FETCH) for its completion. In this one-byte instruction, the contents of one of the CPU's six general purpose registers is added to the existing contents of the accumulator. Since all the information necessary to execute the command is contained in the eight bits of the instruction code, only one memory reference is necessary. Three states are used to extract the instruction from memory, and one additional state is used to accomplish the desired addition. The entire instruction cycle thus requires only one machine cycle that consists of four states, or four periods of the external clock.

Suppose now, however, that we wish to add the contents of a specific memory location to the existing contents of the accumulator (ADD M). Although this is quite similar in principle to the example just cited, several additional steps will be used. An extra machine cycle will be used, in order to address the desired memory location.

The actual sequence is as follows. First the processor extracts from memory the one-byte instruction word addressed by its program counter. This takes three states. The eight-bit instruction word obtained during the FETCH machine cycle is deposited in the CPU's instruction register and used to direct activities during the remainder of the instruction cycle. Next, the processor sends out, as an address,

the contents of its H and L registers. The eight-bit data word returned during this MEMORY READ machine cycle is placed in a temporary register inside the 8080 CPU. By now three more clock periods (states) have elapsed. In the seventh and final state, the contents of the temporary register are added to those of the accumulator. Two machine cycles, consisting of seven states in all, complete the "ADD M" instruction cycle.

At the opposite extreme is the save H and L registers (SHLD) instruction, which requires five machine cycles. During an "SHLD" instruction cycle, the contents of the processor's H and L registers are deposited in two sequentially adjacent memory locations; the destination is indicated by two address bytes which are stored in the two memory locations immediately following the operation code byte. The following sequence of events occurs:

- (1) A FETCH machine cycle, consisting of four states. During the first three states of this machine cycle, the processor fetches the instruction indicated by its program counter. The program counter is then incremented. The fourth state is used for internal instruction decoding.
- (2) A MEMORY READ machine cycle, consisting of three states. During this machine cycle, the byte indicated by the program counter is read from memory and placed in the processor's Z register. The program counter is incremented again.
- (3) Another MEMORY READ machine cycle, consisting of three states, in which the byte indicated by the processor's program counter is read from memory and placed in the W register. The program counter is incremented, in anticipation of the next instruction fetch.
- (4) A MEMORY WRITE machine cycle, of three states, in which the contents of the L register are transferred to the memory location pointed to by the present contents of the W and Z registers. The state following the transfer is used to increment the W.Z register pair so that it indicates the next memory location to receive data.
- (5) A MEMORY WRITE machine cycle, of three states, in which the contents of the H register are transferred to the new memory location pointed to by the W, Z register pair.

In summary, the "SHLD" instruction cycle contains five machine cycles and takes 16 states to execute.

Most instructions fall somewhere between the extremes typified by the "ADD r" and the "SHLD" instructions. The input (INP) and the output (OUT) instructions, for example, require three machine cycles: a FETCH, to obtain the instruction; a MEMORY READ, to obtain the address of the object peripheral; and an INPUT or an OUT-PUT machine cycle, to complete the transfer.

from memory to output devices goes by way of the processor. $% \left(1\right) =\left(1\right) \left(1\right)$


Some peripheral devices, however, are capable of transferring information to and from memory much faster than the processor itself can accomplish the transfer. If any appreciable quantity of data must be transferred to or from such a device, then system throughput will be increased by

having the device accomplish the transfer directly. The processor must temporarily suspend its operation during such a transfer, to prevent conflicts that would arise if processor and peripheral device attempted to access memory simultaneously. It is for this reason that a **hold** provision is included on some processors. Instructions for the 8080 require from one to five machine cycles for complete execution. The 8080 sends out 8 bit of status information on the data bus at the beginning of sech machine cycle (during SYNC time). The following table defines the status information.

STATUS INFORMATION DEFINITION

	STATUS	INFORMATION DEFINITION
	Data Bus	
Symbols	Bit	Definition
INTA*	D ₀	Acknowledge signal for INTERRUPT request. Signal should be used to gate a restart instruction onto the data bus when DBIN is active.
wo	D ₁	Indicates that the operation in the current machine cycle will be a WRITE memory or OUTPUT function (\overline{WO} = 0). Otherwise, a READ memory or INPUT operation will be executed.
STACK	D ₂	Indicates that the address bus holds the pushdown stack address from the Stack Pointer.
HLTA	D_3	Acknowledge signal for HALT instruction.
оит	D ₄	Indicates that the address bus contains the address of an output device and the data bus will contain the output data when \overline{WR} is active.
M ₁	D ₅	Provides a signal to indicate that the CPU is in the fetch cycle for the first byte of an instruction.
INP*	D ₆	Indicates that the address bus contains the address of an input device and the input data should be placed on the data bus when DBIN is active.
MEMR*	D_7	Designates that the data bus will be used for memory read data.

^{*}These three status bits can be used to control the flow of data onto the 8080 data bus.






Table 2-1. 8080 Status Bit Definitions

CHAPTER 2 THE 8080 CENTRAL THE 8080 CENTRAL PROCESSOR UNIT

The 8080 is a complete 8-bit parallel, central processor unit (CPU) for use in general purpose digital computer systems. It is fabricated on a single LSI chip (see Figure 3-1). using Intel's n-channel silicon gate MOS process. The 8080 transfers data and internal state information via an 8-bit, bidirectional 3-state Data Bus (Dq-Dq). Memory and peripheral device addresses are transmitted over a separate 16-

bit 3-state Address Bus (A₀-A₁b). Six timing and control outputs (SYNC, DBIN, WAIT, \overline{WR} , HLDA and INTE) emanate from the 8080, while four HOLD, INT and RESET), four power inputs (READY, HOLD, INT and two clock inputs (ϕ 1 and ϕ 2) are accepted by the 8080.




Figure 2-1. 8080 Photomicrograph With Pin Designations

The events that take place during the T₃ state are determined by the kind of machine cycle in progress. In a FETCH machine cycle, the processor interprets the data on its data bus as an instruction. During a MEMORY READ or a STACK READ, data on this bus is interpreted as a data word. The processor outputs data on this bus during a MEMORY WRITE machine cycle. During I/O operations, the processor may either transmit or receive data, depending on whether an OUTPUT or an INPUT operation is involved.

Figure 2-6 illustrates the timing that is characteristic of a data input operation. As shown, the low-to-high transition of ϕ_2 during T2 clears status information from the processor's data lines, preparing these lines for the receipt of incoming data. The data presented to the processor must have stabilized prior to both the " ϕ_1 —data set-up" interval (tDS1), that precedes the falling edge of the ϕ_1 pulse defining state T3, and the " ϕ_2 —data set-up" interval (tDS2), that precedes the rising edge of ϕ_2 in state T3. This same

data must remain stable during the "data hold" interval $\{tp_H\}$ that occurs following the rising edge of the ϕ_2 pulse. Data placed on these lines by memory or by other external devices will be sampled during T_3 ;

During the input of data to the processor, the 8080 generates a DBIN signal which should be used externally to enable the transfer. Machine cycles in which DBIN is available include: FETCH, MEMORY READ, STACK READ, and INTERRUPT. DBIN is initiated by the rising edge of ϕ_2 during state T2 and terminated by the corresponding edge of ϕ_2 during T3. Any Ty phases intervening between T2 and T3 will therefore extend DBIN by one or more clock periods.

Figure 2.7 shows the timing of a machine cycle in which the processor outputs data. Output data may be destined either for memory or for peripherals. The rising edge of ϕ_2 within state T2 clears stafus information from the CPU's data lines, and loads in the data which is to be output to external devices. This substitution takes place within the




Figure 2-5. Basic 8080 Instruction Cycle

Arithmetic and Logic Unit (ALU):

The ALU contains the following registers:

- An 8-bit accumulator
- · An 8-bit temporary accumulator (ACT)
- A 5-bit flag register: zero, carry, sign, parity and auxiliary carry
- An 8-bit temporary register (TMP)

Arithmetic, logical and rotate operations are performed in the ALU. The ALU is fed by the temporary register (TMP) and the temporary accumulator (ACT) and carry flip-flop. The result of the operation can be transferred to the internal bus or to the accumulator; the ALU also feeds the flag register.

The temporary register (TMP) receives information from the internal bus and can send all or portions of it to the ALU, the flag register and the internal bus.

The accumulator (ACC) can be loaded from the ALU and the internal bus and can transfer data to the temporary accumulator (ACT) and the internal bus. The contents of the accumulator (ACC) and the auxiliary carry flip-flop can be tested for decimal correction during the execution of the DAA instruction (see Chapter 4).

Instruction Register and Control:

During an instruction fetch, the first byte of an instruction (containing the OP code) is transferred from the internal bus to the 8-bit instruction register.

The contents of the instruction register are, in turn, available to the instruction decoder. The output of the decoder, combined with various timing signals, provides the control signals for the register array, ALU and data buffer blocks. In addition, the outputs from the instruction decoder and external control signals feed the timing and state control section which generates the state and cycle timing signals.

Data Bus Buffer:

This 8-bit bidirectional 3-state buffer is used to isolate the CPU's internal bus from the external data bus (D₀ through D₇). In the output mode, the internal bus content is loaded into an 8-bit latch that, in turn, drives the data bus output buffers. The output buffers are switched off during input or non-transfer operations.


During the input mode, data from the external data bus is transferred to the internal bus. The internal bus is pre-charged at the beginning of each internal state, except for the transfer state (T3—described later in this chapter).

THE PROCESSOR CYCLE

An instruction cycle is defined as the time required to fetch and execute an instruction. During the fetch, a selected instruction (one, two or three bytes) is extracted from memory and deposited in the CPU's instruction register. During the execution phase, the instruction is decoded and translated into specific processing activities.

Every instruction cycle consists of one, two, three, four or five machine cycles. A machine cycle is required each time the CPU accesses memiory or an I/O port. The fetch portion of an instruction cycle requires one machine cycle for each byte to be fetched. The duration of the execution portion of the instruction cycle depends on the kind of instruction that has been fetched. Some instructions do not require any machine cycles other than those necessary to fetch the instruction; other instructions, however, require additional machine cycles to write or read data to/from memory or I/O devices. The DAD instruction is an exception in that it requires two additional machine cycles to complete an internal register-pair add (see Chapter 4).

Each machine cycle consists of three, four or five states. A state is the smallest unit of processing activity and is defined as the interval between two successive positive-going transitions of the \$\phi_1\$ driven clock pulse. The 8080 is driven by a two-phase clock oscillator. All processing activities are referred to the period of this clock. The two non-overlapping clock pulses, labeled \$\phi_1\$ and \$\phi_2\$, are furnished by external circuitry. It is the \$\phi_1\$ clock pulse which divides each machine cycle into states. Timing logic within the 8080 uses the clock inputs to produce a SYNC pulse, which identifies the beginning of every machine cycle. The SYNC pulse is triggered by the low-to-high transition of \$\phi_2\$, as shown in Figure 2-3.



*SYNC DOES NOT OCCUR IN THE SECOND AND THIRD MACHINE CYCLES OF A DAD INSTRUCTION SINCE THESE MACHINE CYCLES ARE USED FOR AN INTERNAL REGISTER-PAIR ADD.

Figure 2-3. ϕ_1, ϕ_2 And SYNC Timing

There are three exceptions to the defined duration of a state. They are the WAIT state; the hold (HLDA) state and the halt (HLTA) state, described later in this chapter. Because the WAIT, the HLDA, and the HLTA states depend upon external events, they are by their nature of indeterminate length. Even these exceptional states, however, must




Figure 2-11. HALT Timing




Figure 2-12. HALT Sequence Flow Chart.

While no one instruction cycle will consist of more then five machine cycles, the following ten different types of machine cycles may occur within an instruction cycle:

- (1) FETCH (M1)
- (2) MEMORY READ
- (3) MEMORY WRITE
- (4) STACK READ
- (5) STACK WRITE
- (6) INPUT
- (7) OUTPUT
- (8) INTERRUPT
- (9) HALT
- (10) HALT INTERRUPT

The machine cycles that actually do occur in a particular instruction cycle depend upon the kind of instruction, with the overriding stipulation that the first machine cycle in any instruction cycle is always a FETCH.

The processor identifies the machine cycle in progress by transmitting an eight-bit status word during the first state of every machine cycle. Updated status information is presented on the 8080's data lines (D₀-D₇), during the SYNC interval. This data should be saved in latches, and used to develop control signals for external circuitry. Table 2-1 shows how the positive-true status information is distributed on the processor's data bus.

Status signals are provided principally for the control of external circuitry. Simplicity of interface, rather than machine cycle identification, dictates the logical definition of individual status bits. You will therefore observe that certain processor machine cycles are uniquely identified by a single status bit, but that others are not. The M₁ status bit (D₆), for example, unambiguously identifies a FETCH machine cycle. A STACK READ, on the other hand, is indicated by the coincidence of STACK and MEMR signals. Machine cycle identification data is also valuable in the test and de-bugging phases of system development. Table 2-1 lists the status bit outputs for each type of machine cycle.

State Transition Sequence:

Every machine cycle within an instruction cycle consists of three to five active states (referred to as T₁, T₂, T₃, T₄, T₅ or T_W). The actual number of states depends upon the instruction being executed, and on the particular machine cycle within the greater instruction cycle. The state transition diagram in Figure 2-4 shows how the 8080 proceeds from state to state in the course of a machine cycle. The diagram also shows how the READY, HOLD, and INTERRUPT lines are sampled during the machine cycle, and how the conditions on these lines may modify the

basic transition sequence. In the present discussion, we are concerned only with the basic sequence and with the READY function. The HOLD and INTERRUPT functions will be discussed later.

The 8080 CPU does not directly indicate its internal state by transmitting a "state control" output during each state; instead, the 8080 supplies direct control output (INTE, HLDA, DBIN, $\overline{\text{WR}}$ and WAIT) for use by external circuitry.

Recall that the 8080 passes through at least three states in every machine cycle, with each state defined by successive low-to-high transitions of the ϕ_1 clock. Figure 2-5 shows the timing relationships in a typical FETCH machine cycle. Events that occur in each state are referenced to transitions of the ϕ_1 and ϕ_2 clock pulses.

The SYNC signal identifies the first state (T₁) in every machine cycle. As shown in Figure 2-5, the SYNC signal is related to the leading edge of the ϕ_2 clock. There adelay (tpc) between the low-tp-high transition of ϕ_2 and the positive-going edge of the SYNC pulse. There also is a corresponding delay (also tpc) between the next ϕ_2 pulse and the falling edge of the SYNC signal. Status information is displayed on Dq-Dq during the same ϕ_2 to ϕ_2 interval. Switching of the status signals is likewise controlled by ϕ_2 .

The rising edge of ϕ_2 during T₁ also loads the processor's address lines (A₀-A15). These lines become stable within a brief delay (t_{DA}) of the ϕ_2 clocking pulse, and they remain stable until the first ϕ_2 pulse after state T₃. This gives the processor ample turned from memory.

Once the processor has sent an address to memory, there is an opportunity for the memory to request a WAIT. This it does by pulling the processor's READY line low, prior to the "Ready set-up" interval $\{t_{RS}\}$ which occurs during the ϕ_2 pulse within state T_2 or T_W . As long as the READY line remains low, the processor will idle, giving the memory time to respond to the addressed data request. Refer to Figure 2-5.

The processor responds to a wait request by entering an alternative state (T_W) at the end of T₂, rather than proceeding directly to the T₃ state. Entry into the T_W state is indicated by a WAIT signal from the processor, acknowledging the memory's request. A low-to-high transition on the WAIT line is triggered by the rising edge of the ϕ_1 clock and occurs within a brief delay (t_DC) of the actual entry into the T_W state.

A wait period may be of indefinite duration. The processor remains in the waiting condition until its READY line again goes high. A READY indication **must** precede the falling edge of the ϕ_2 clock by a specified interval (t_{RS}), in order to guarantee an exit from the T_W state. The cycle may then proceed, beginning with the rising edge of the next ϕ_1 clock. A WAIT interval will therefore consist of an integral number of T_W states and will always be a multiple of the clock period.

MNEMONIC	OP 0	ODE			M1	ii T			M2		
	D7 D6 D5 D4	D3D2D1D0	T1	T2[2]	Т3	T4	Т5	T1	T2[2]	Т3	
MOV r1, r2	0 1 D D	DSSS	PC OUT STATUS	PC = PC +1	INST→TMP/IR	(SSS)→TMP	(TMP)→DDD				
MOV r, M	0 1 D D	D 1 1 0	1	1	1 1	X(3)		HL OUT STATUS[6]	DATA	►DDD	
MOV M, r	0 1 1 1	0 8 8 8				(SSS)→TMP		HL OUT STATUS[7]	(TMP)	DATA BUS	
SPHL	1111	1 0 0 1				(HL)	SP				
MVI r, data	0000	D 1 1 0				×		PC OUT STATUS[6]	B2	→ DDDD	
MVI M, data	0 0 1 1	0 1 1 0				×		1	B2-	►TMP	
LXI rp, date	0 0 R P	0 0 0 1				×			PC = PC + 1 B2	►r1	
LDA addr	0 0 1 1	1010				x			PC = PC + 1 B2	- Z	
STA addr	0 0 1 1	0 0 1 0				×			PC = PC + 1 B2	►Z	
LHLD addr	0 0 1 0	1010				×			PC = PC + 1 B2 -	►Z	
SHLD addr	0 0 1 0	0 0 1 0				×		PC OUT STATUS[6]		►Z	
LDAX rp[4]	0 0 R P	1010				×		rp OUT STATUSIG	DATA-	-Α	
STAX rp ^[4]	0 0 R P	0010				×		rp OUT STATUS[7]	(A) —	► DATA BUS	
XCHG	1110	1011				(HL)+-+(DE)					
ADD r	1000	0 5 5 5				(SSS)→TMP (A)→ACT		(9)	(ACT)+(TMP)→A		
ADD M	1000	0 1 1 0				(A)→ACT		HL OUT STATUS[6]	DATA	→TMP	
ADI data	1,1 0 0	0 1 1 0				(A)→ACT		PC OUT STATUSIO	PC = PC + 1 B2 -	►TMP	
ADC r	1000	1 5 5 5				(SSS)→TMP (A)→ACT		(9)	(ACT)+(TMP)+CY-A		
ADC M	1000	1 1 1 0				(A)→ACT		HL OUT STATUS[6]	DATA-	→ TMP	
ACI data	1 1 0 0	1 1 1 0				(A)→ACT		PC OUT STATUS[6	PC = PC + 1 B2-	►TMP	
SUB r	1001	0 8 8 8				(SSS)→TMP (A)→ACT		[9]	(ACT)-(TMP)→A		
SUB M	1001	0 1 1 0				(A)→ACT		HL OUT STATUS[6]	DATA-	→ TMP	
SUI deta	1101	0 1 1 0				(A)→ACT		PC OUT STATUSIG	PC = PC + 1 B2-	►TMP	
SBB r	1 0 0 1	1 5 5 5				(SSS)→TMP (A)→ACT		(9)	(ACT)-(TMP)-CY→A		
SBB M	1001	1110				(A)→ACT		HL OUT STATUS[6]	DATA-	→ TMP	
\$BI deta	1 1 0 1	1 1 1 0				(A)→ACT		PC OUT STATUS(6	PC = PC + 1 B2-	► TMP	
INR r	0 0 D D	D 1 0 0				(DDD)→TMP (TMP) + 1→ALU	ALU→DDD				
INR M	0 0 1 1	0 1 0 0				×		HL OUT STATUS[6]	DATA (TMP)+1	► TMP ► ALU	
DCR r	0 0 D D	D 1 0 1				(DDD)→TMP (TMP)+1→ALU	ALU→DDD				
DCR M	0 0 1 1	0 1 0 1				x	5.4	HL OUT STATUS[6]	DATA (TMP)-1	► TMP ► ALU	
INX rp	0 0 R P	0 0 1 1				(RP) + 1	RP				
DCX rp	OORP	1011				(RP) - 1	RP				
DAD rp(8)	0 0 R P	1001				x		(ri)→ACT	(L)→TMP, (ACT)+(TMP)→ALU	ALU→L, CY	
DAA	0 0 1 0	0 1 1 1				DAA-A, FLAGS[10]					
ANA r	1010	0 8 8 8				(SSS)→TMP (A)→ACT		[9]	(ACT)+(TMP)-+A		
ANA M	1010	0110	PC OUT STATUS	PC = PC + 1	INST→TMP/IR	(A)-+ACT	16.14	HL OUT STATUS	DATA-	→ TMP	




Figure 2-6. Input Instruction Cycle




Figure 2-7. Output Instruction Cycle

MNEMONIC	OP 0	ODE			M1	[1]				M2		
	D7 D6 D5 D4	D3D2D1D0	Τ1	T2[2]	Т3	T4	T5	T1	П	T2[2]		Т3
ANI data	1 1 1 0	0 1 1 0	PC OUT STATUS	PC = PC + 1	INST-TMP/IR	(A)-ACT		PC OUT STATUS	61	PC = PC + 1	82	_TMP
XRA r	1010	1 S S S		1	1	(A)→ACT (SSS)→TMP		(9)	П	(ACT)+(TPM)-	+A	
XRA M	1010	1 1 1 0				(A)→ACT		HL OUT	6)		DATA-	→ TMP
XRI deta	1 1 1 0	1 1 1 0				(A)→ACT		PC OUT STATUS	6 1	PC = PC + 1	B2 —	► TMP
ORAr	1011	0 8 8 8				(A)→ACT (SSS)→TMP		[9]	П	(ACT)+(TMP)-	+A	
M ARO	1 0 1 1	0 1 1 0				(A)→ACT		HL OUT STATUS	ВІ		DATA -	►TMP
ORI deta	1111	0110				(A)→ACT		PC OUT	B 1	PC = PC + 1	82	► TMP
CMP r	1011	1 8 8 8				(A)→ACT (SSSI→TMP		(9)		(ACT)-(TMP),	FLAGS	1
CMP M	1011	1 1 1 0				(A)→ACT		HL OUT STATUS			DATA -	►TMP
CPI data	1111	1 1 1 0				(A)→ACT		PC OUT STATUS	В	PC - PC + 1	B2 -	→ TMP
RLĊ	0000	0 1 1 1				(A)→ALU ROTATE		(9)	Ш	ALU→A, CY		
RRC	0000	1111				(A)→ALU ROTATE		(9)	Ц	ALU→A, CY		
RAL	0001	0 1 1 1				(A), CY→ALU ROTATE		(9)		ALU→A, CY		
RAR	0 0 0 1	1 1 1 1				(A), CY→ALU ROTATE		(9)	Ш	ALU-A, CY	and the later	
CMA	0010	1 1 1 1				(Ā)→A						
СМС	0 0 1 1	1 1 1 1				CY→CY						
STC	0 0 1 1	0 1 1 1				1→CY						
JMP addr	1 1 0 0	0011				×		PC OUT STATUS	-	PC = PC + 1	82-	- Z
J cond addr [17]	1100	C 0 1 0				JUDGE COND	ITION	PC OUT STATUS	6)	PC = PC + 1	B2 -	→ Z
CALL addr	1 1 0 0	1 1 0 1				SP = SP -		PC OUT STATUS	6)	PC - PC + 1	B2 -	►Z
C cond addr ^[17]	1100	C 1 0 0				JUDGE COND IF TRUE, SP = 1	ITION SP - 1	PC OUT STATUS		PC = PC + 1	B2-	►Z
RET	1 1 0 0	1 0 0 1			,	×	2.1	SP OUT STATUS	15)	SP = SP + 1	DATA-	►Z
R cond addr[17]	1100	C 0 0 0			INST-TMP/IR	JUDGE COND		SP OUT STATUS	15]	SP = SP + 1	DATA-	►Z
RST n	1 1 N N	N 1 1 1			¢→W INST→TMP/IR	SP = SP -		SP OUT STATUS	16)	SP = SP - 1	(PCH) -	DATA BUS
PCHL	1 1 1 0	1001			INST→TMP/IR	(HL)	PC					
PUSH rp	1 1 R P	0101				SP = SP -		SP OUT STATUS	16]	SP = SP - 1	(rh)-	DATA BUS
PUSH PSW	1111	0 1 0 1				SP = SP -	1	SP OUT STATUS	16)	SP = SP - 1	(A)-	►DATA BUS
POP rp	1 1 R P	0 0 0 1				×		SP OUT STATUS		SP = SP + 1	DATA-	⇒ r1
POP PSW	1111	0001				×		SP OUT STATUS	15}	SP = SP + 1	DATA-	FLAGS
XTHL	1110	0 0 1 1				×		SP OUT STATUS	15)	SP = SP + 1	DATA -	-z
IN port	1 1 0 1	1011				×		PC OUT STATUS	(6)	PC = PC + 1	B2-	►Z, W
OUT port	1101	0011	\Box			×		PC OUT STATUS	(6)	PC = PC + 1	B2 -	→Z, W
EI	1111	1011	<u> </u>			SET INTE F/F						
DI	1111	0011				RESET INTE F/F					(20)	
HLT	0111	0 1 1 0				×		PC OUT STATUS		HALT MODE	الما	
NOP	0000	0000	PC OUT STATUS	PC = PC + 1	INST-+TMP/IR	×						

INTERRUPT SEQUENCES

The 8080 has the built-in capacity to handle external interrupt requests. A peripheral device can initiate an interrupt simply by driving the processor's interrupt (INT) line high.

The interrupt (INT) input is asynchronous, and a request may therefore originate at any time during any instruction cycle. Internal logic re-clocks the external request, so that a proper correspondence with the driving clock is established. As Figure 2-8 shows, an interrupt request (INT) arriving during the time that the interrupt enable line (INTE) is high, acts in coincidence with the ϕ_2 clock to set the internal interrupt latch. This event takes place during the last state of the instruction cycle in which the request occurs, thus ensuring that any instruction in progress is completed before the interrupt can be processed.

The INTERRUPT machine cycle which follows the arrival of an enabled interrupt request resembles an ordinary FETCH machine cycle in most respects. The M₁ status bit is transmitted as usual during the SYNC interval. It is accompanied, however, by an INTA status bit (D₀) which acknowledges the external request. The contents of the program counter are latched onto the CPU's address lines during T₁, but the counter itself is not incremented during the INTERRUPT machine cycle, as it otherwise would be.

In this way, the pre-interrupt status of the program counter is preserved, so that data in the counter may be restored by the interrupted program after the interrupt request has been processed.

The interrupt cycle is otherwise indistinguishable from an ordinary FETCH machine cycle. The processor itself takes no further special action. It is the responsibility of the peripheral logic to see that an eight-bit interrupt instruction is "jammed" onto the processor's data bus during state T3. In a typical system, this means that the data-in bus from memory must be temporarily disconnected from the processor's main data bus, so that the interrupting device can command the main bus without interference.

The 8080's instruction set provides a special one-byte call which facilitates the processing of interrupts (the ordinary program Call takes three bytes). This is the RESTART instruction (RST). A variable three-bit field embedded in the eight-bit field of the RST enables the interrupting device to direct a Call to one of eight fixed memory locations. The decimal addresses of these dedicated locations are: 0, 8, 16, 24, 32, 40, 48, and 56. Any of these addresses may be used to store the first instruction(s) of a routine designed to service the requirements of an interrupting device. Since the (RST) is a call, completion of the instruction also stores the old program counter contents on the STACK.




Figure 2-8. Interrupt Timing

MOTES

- 1. The first memory cycle (M1) is always an instruction fetch; the first (or only) byte, containing the op code, is fetched during this cycle.
- 2. If the READY input from memory is not high during T2 of each memory cycle, the processor will enter a wait state (TW) until READY is sampled as high.
- 3. States T4 and T5 are present, as required, for operations which are completely internal to the CPU. The contents of the internal bus during T4 and T5 are available at the data bus; this is designed for testing purposes only. An "X" denotes that the state is present, but is only used for such internal operations as instruction decoding.
- 4. Only register pairs rp = B (registers B and C) or rp = D (registers D and E) may be specified.
- 5. These states are skipped.
- 6. Memory read sub-cycles; an instruction or data word will be read.
- 7. Memory write sub-cycle.
- 8. The READY signal is not required during the second and third sub-cycles (M2 and M3). The HOLD signal is accepted during M2 and M3. The SYNC signal is not generated during M2 and M3. During the execution of DAD, M2 and M3 are required for an internal register-pair add; memory is not referenced.
- The results of these arithmetic, logical or rotate instructions are not moved into the accumulator (A) until state T2 of the next instruction cycle. That is, A is loaded while the next instruction is being fetched; this overlapping of operations allows for faster processing.
- 10. If the value of the least significant 4-bits of the accumulator is greater than 9 \underline{or} if the auxiliary carry bit is set, 6 is added to the accumulator. If the value of the most significant 4-bits of the accumulator is now greater than 9, \underline{or} if the carry bit is set, 6 is added to the most significant 4-bits of the accumulator.
- 11. This represents the first sub-cycle (the instruction fetch) of the next instruction cycle.

- 12. If the condition was met, the contents of the register pair WZ are output on the address lines ($A_{0.15}$) instead of the contents of the program counter (PC).
- 13. If the condition was not met, sub-cycles M4 and M5 are skipped; the processor instead proceeds immediately to the instruction fetch (M1) of the hext instruction cycle.
- 14. If the condition was not met, sub-cycles M2 and M3 are skipped; the processor instead proceeds immediately to the instruction fetch (M1) of the hext instruction cycle.
- 15. Stack read sub-cycle.
- 16. Stack write sub-cycle.17. CONDITION

CONDITION	CCC
NZ - not zero (Z = 0)	000
Z - zero (Z = 1)	001
NC - no carry (CY = 0)	010
C carry (CY = 1)	011
PO - parity odd (P = 0)	100
PE - parity even (P = 1)	101
P - plus (S = 0)	110
M - minus (S = 1)	111

- 18. I/O sub-cycle: the I/O port's 8-bit select code is duplicated on address lines 0-7 (A $_{0-7}$) and 8-15 (A $_{8-15}$).
- 19. Output sub-cycle.

20. The processor will remain idle in the halt state until an interrupt, a reset or a hold is accepted. When a hold request is accepted, the CPU enters the hold mode; after the hold mode is terminated, the processor returns to the halt state. After a reset is accepted, the processor begins execution at memory location zero. After an interrupt is accepted, the processor executes the instruction forced onto the data bus (usually a restart instruction).

SSS or DDD	Value	rp	Value
Α	111	В	00
В	000	D	01
С	001	Н	10
D	010	SP	11
E	011		
Н	100	1	
1	101	1	

HOLD SEQUENCES

The 8080A CPU contains provisions for Direct Memory Access (DMA) operations. By applying a HOLD to the appropriate control pin on the processor, an external device can cause the CPU to suspend its normal operations and relinquish control of the address and data busses. The processor responds to a request of this kind by floating its address to other devices sharing the busses. At the same time, the processor acknowledges the HOLD by placing a high on its HLDA outpin pin. During an acknowledged HOLD, the address and data busses are under control of the peripheral which originated the request, enabling it to conduct memory transfers without processor intervention.

Like the interrupt, the HOLD input is synchronized internally. A HOLD signal must be stable prior to the "Hold set-up" interval (t_{HS}) , that precedes the rising edge of ϕ_2 .

Figures 2-9 and 2-10 illustrate the timing involved in HOLD operations. Note the delay between the asynchronous HOLD REQUEST and the re-clocked HOLD. As shown in the diagram, a coincidence of the READY, the HOLD, and the \$\phi_2\$ clocks sets the internal hold latch. Setting the latch enables the subsequent rising edge of the \$\phi_1\$ clock pulse to trigger the HLDA output.

Acknowledgement of the HOLD REQUEST precedes slightly the actual floating of the processor's address and data lines. The processor acknowledges a HOLD at the beginning of T3, if a read or an input machine cycle is in progress (see Figure 2-9). Otherwise, acknowledgement is deferred until the beginning of the state following T3 (see Figure 2-10). In both cases, however, the HLDA goes high within a specified delay (tDC) of the rising edge of the selected ϕ_1 clock pulse. Address and data lines are floated within a brief delay after the rising edge of the next ϕ_2 clock pulse. This relationship is also shown in the diagrams.

To all outward appearances, the processor has suspended its operations once the address and data busses are floated. Internally, however, certain functions may continue. If a HOLD REQUEST is acknowledged at Tg, and if the processor is in the middle of a machine cycle which requires four or more states to complete, the CPU proceeds through T4 and Tg before coming to a rest. Not until the end of the machine cycle is reached will processing activities cease. Internal processing is thus permitted to overlap the external DMA transfer, improving both the efficiency and the speed of the entire system.

The processor exits the holding state through a sequence similar to that by which it entered. A HOLD REQUEST is terminated asynchronously when the external device has completed its data transfer. The HLDA output

returns to a low level following the leading edge of the next $\phi 1$ clock pulse. Normal processing resumes with the machine cycle following the last cycle that was executed.

HALT SEQUENCES

When a halt instruction (HLT) is executed, the CPU enters the halt state $\{T_{WH}\}$ after state T_2 of the next machine cycle, as shown in Figure 2-11. There are only three ways in which the 8080 can exit the halt state:

- A high on the RESET line will always reset the 8080 to state T₁; RESET also clears the program
- A HOLD input will cause the 8080 to enter the hold state, as previously described. When the HOLD line goes low, the 8080 re-enters the halt state on the rising edge of the next ϕ_1 clock pulse.
- An interrupt (i.e., INT goes high while INTE is enabled) will cause the 8080 to exit the Halt state and enter state T₁ on the rising edge of the next φ₁ clock pulse. NOTE: The interrupt enable (INTE) flag must be set when the halt state is entered; otherwise, the 8080 will only be able to exit via a RESET signal.

Figure 2-12 illustrates halt sequencing in flow chart form.

START-UP OF THE 8080 CPU

When power is applied initially to the 8080, the processor begins operating immediately. The contents of its program counter, stack pointer, and the other working registers are naturally subject to random factors and cannot be specified. For this reason, it will be necessary to begin the power-up sequence with RESET.

An external RESET signal of three clock period duration (minimum) restores the prodessor's internal program counter to zero. Program execution thus begins with memory location zero, following a RESET. Systems which require the processor to wait for an explicit start-up signal will store a halt instruction (EI, HLT) in the first two locations. A manual or an automatic INTERRUPT will be used for starting. In other systems, the processor may begin executing its stored program immediately. Note, however, that the RESET has no effect on status flags, or on any of the processor's working registers (accumulator, registers, or stack pointer). The contents of these registers remain indeterminate, until initialized explicitly by the program.

The following pages will cover the detailed design of the CPU Module with the 8080. The three Busses (Data, Address and Control) will be developed and the interconnection to Memory and I/O will be shown.

Design philosophies and system architectures presented in this manual are consistent with product development programs underway at INTEL for the MCS-80. Thus, the designer who uses this manual as a guide for his total system engineering is assured that all new developments in components and software for MCS-80 from INTEL will be compatible with his design approach.

CPU Module Design

The CPU Module contains three major areas:

- 1. The 8080 Central Processing Unit
- 2. A Clock Generator and High Level Driver
- 3. A bi-directional Data Bus Driver and System Control Logic

The following will discuss the design of the three major areas contained in the CPU Module. This design is presented as an alternative to the Intel® 8224 Clock Generator and Intel 8228 System Controller. By studying the alternative approach, the designer can more clearly see the considerations involved in the specification and engineering of the 8224 and 8228. Standard TTL components and Intel general purpose peripheral devices are used to implement

the design and to achieve operational characteristics that are as close as possible to those of the 8224 and 8228. Many auxiliary timing functions and features of the 8224 and 8228 are too complex to practically implement in standard components, so only the basic functions of the 8224 and 8228 are generated. Since significant benefits in system timing and component count reduction can be realized by using the 8224 and 8228, this is the preferred method of implementation.

1. 8080 CPU

The operation of the 8080 CPU was covered in previous chapters of this manual, so little reference will be made to it in the design of the Module.

2. Clock Generator and High Level Driver

The 8080 is a dynamic device, meaning that its internal storage elements and logic circuitry require a timing reference (Clock), supplied by external circuitry, to refresh and provible timing control signals.

The 8080 requires two (2) such Clocks. Their waveforms must be non-overlapping, and comply with the timing and levels specified in the 8080 A.C. and D.C. Characteristics, page 5-15.

Clock Generator Design

The Clock Generator consists of a crystal controlled,




Figure 3-2. 8080 CPU Interface




Figure 2-13. Reset.




Figure 2-14. Relation between HOLD and INT in the HALT State.

Auxiliary Timing Signals and Functions

The Clock Generator can also be used to provide other signals that the designer can use to simplify large system timing or the interface to dynamic memories

Functions such as power-on reset, synchronization of external requests (HOLD, READY, etc.) and single step, could easily be added to the Clock Generator to further enhance its capabilities.

For instance, the 20 MHZ signal from the oscillator can be buffered so that it could provide the basis for communication baud rate generation.

The Clock Generator diagram also shows how to generate an advanced timing signal $(\phi 1A)$ that is handy to use in clocking "D" type flipflops to synchronize external requests. It can also be used to generate a strobe (STSTB) that is the latching signal for the status information which is available on the Data Bus at the beginning of each machine cycle. A simple gating of the SYNC signal from the 8080 and the advanced $(\phi 1A)$ will do the job. See Figure 3-3.

3. Bi-Directional Bus Driver and System Control Logic

The system Memory and I/O devices communicate with the CPU over the bl-directional Data Bus. The system Control Bus is used to gate data on and off the Data Bus within the proper timing sequences as dictated by the operation of the 8080 CPU. The data lines of the 8080 CPU, Memory and I/O devices are 3-state in nature, that is, their output drivers have the ability to be forced into a high-impedance mode and are, effectively, removed from the circuit. This 3-state bus technique allows the designer to construct a system around a single, eight (8) bit parallel, bi-directional Data Bus and simply gate the information on or off this bus by selecting or deselecting (3-stating) Memory and I/O devices with signals from the Control Bus.

Bi-Directional Data Bus Driver Design

The 8080 Data Bus (D7-D0) has two (2) major areas of concern for the designer:

- 1. Input Voltage level (V_{III}) 3.3 volts minimum.
- 2. Output Drive Capability (I_{OL}) 1.7 mA maximum.




Figure 3-5. 8080 System Control

	мз			M4	,	Τ		M5		
T1	T2 ⁽²⁾	Т3	Τ1	T2[2]	тз	Т1	T2[2]	тз	T4	T5
					e di gi					
		A BATTE		100						
				al e						
	Part of the second									
Sp. St.										
HL OUT STATUS[7]	(TMP) -	DATA BUS								
PC OUT STATUS[6]	PC = PC + 1 B3	► rh								
\coprod	PC = PC + 1 B3 -	►W	WZ OUT STATUS[6]	DATA	Α					
	PC = PC + 1 B3-	-w	WZ OUT STATUS[7]	(A)	DATA BUS					
	PC = PC + 1 B3-	- ₩	WZ OUT STATUS[6]	DATA	- L	WZ OUT STATUS[6]	DATA-	►H		
PC OUT STATUS(6)	PC = PC + 1 B3 -	- w	WZ OUT STATUS[7]	(L)	- DATA BUS	WZ OUT STATUS[7]	(H)	-DATA BUS		
	 									
										4
[9]	(ACT)+(TMP)→A									
[9]	(ACT)+(TMP)→A		100			35.0				
14.4.2										
[9]	(ACT)+(TMP)+CY→A									
(9)	(ACT)+(TMP)+CY-A									
(9)	(ACT)-(TMP)→A					10				
(9)	(ACT)-(TMP)→A									
(9)	(ACT)-(TMP)-CY→A									
(9)	(ACT)-(TMP)-CY→A									
HL OUT STATUS[7]	ALU —	← DATA BUS								
HL OUT STATUS[7]	ALU-	► DATA BUS								
(rh)→ACT	(H)→TMP (ACT)+(TMP)+CY→ALU	ALU-+H, CY								
10)		-/								
[9]	(ACT)+(TMP)→A									

I/O INTERFACE

General Theory

As in any computer based system, the 8080 CPU must be able to communicate with devices or structures that exist outside its normal memory array. Devices like keyboards, paper tape, floppy disks, printers, displays and other control structures are used to input information into the 8080 CPU and display or store the results of the computational activity.

Probably the most important and strongest feature of the 8080 Microcomputer System is the flexibility and power of its I/O structure and the components that support it. There are many ways to structure the I/O array so that it will "fit the total system environment to maximize efficiency and minimize component count.

The basic operation of the I/O structure can best be viewed as an array of single byte memory locations that can be Read from or Written into. The 8080 CPU has special instructions devoted to managing such transfers (IN, OUT). These instructions generally isolate memory and I/O arrays so that memory address space is not effected by the I/O structure and the general concept is that of a simple transfer to or from the Accumulator with an addressed "PORT". Another method of I/O architecture is to treat the I/O structure as part of the Memory array. This is generally referred to as "Memory Mapped I/O" and provides the designer with a powerful new "instruction set" devoted to I/O manipulation.




Figure 3-8. Memory/I/O Mapping.

Isolated I/O

In Figure 3-9 the system control signals, previously detailed in this chapter, are shown. This type of $\ensuremath{\mathrm{I/O}}$ architecture separates the memory address space from the I/O address space and uses a conceptually simple transfer to or from Accumulator technique. Such an architecture is easy to understand because I/O communicates only with the Accumulator using the IN or OUT instructions. Also because of the isolation of memory and I/O, the full address space (65K) is uneffected by I/O addressing.




Figure 3-9. Isolated I/O.

Memory Mapped I/O

By assigning an area of memory address space as I/O a powerful architecture can be developed that can manipulate I/O using the same instructions that are used to manipulate ory locations. Thus, a "new" instruction set is created that is devoted to I/O handling.

As shown in Figure 3-10, new control signals are generated by gating the MEMR and MEMW signals with A₁₅, the most significant address bit. The new I/O control signals connect in exactly the same manner as Isolated I/O, thus the system bus characteristics are unchanged.

By assigning A₁₅ as the I/O "flag", a simple method of I/O discipline is maintained:

If A₁₅ is a "zero" then Memory is active. If A₁₅ is a "one" then I/O is active.

Other address bits can also be used for this function. A₁₅ was chosen because it is the most significant address bit so it is easier to control with software and because it still allows memory addressing of 32K.

I/O devices are still considered addressed "ports" but instead of the Accumulator as the only transfer medium any of the internal registers can be used. All instructions that could be used to operate on memory locations can be used in I/O.

Examples:

MOVr, M	(Input Port to	any Register)
MOV M, r	(Output any F	legister to Port)
MVIM	(Output imme	diate data to Port)
LDA	(Input to ACC	
STA	(Output from	ACC to Port)
LHLD	(16 Bit Input)	
SHLD	(16 Bit Outpu	t)
ADD M	(Add Port to	
ANA M	("AND" Port	with ACC)

It is easy to see that from the list of possible "new" instructions that this type of I/O architecture could have a drastic effect on increased system throughput. It is conceptually more difficult to understand than Isolated I/O and it does limit memory address space, but Memory Mapped I/O can mean a significant increase in overall speed and at the same time reducing required program memory area

	М3			M4				M6		
T1	T2[2]	Т3	TI	T2[2]	Т3	TI	T2(2)	Т3	T4 1	15
[9]	(ACT)+(TMP)→A		100							
						1				
[9]	(ACT)+(TMP)→A			1			†			
[9]	(ACT)+(TMP)→A	17.00			t e					
					1					
[9]	(ACT)+(TMP)→A				<u> </u>					10
[9]	(ACT)+(TMP)-A									
							11 **			
[9]	(ACT)-(TMP); FLAGS									
[9]	(ACT)-(TMP); FLAGS									
			and the same							
					-					
PC OUT STATUS[6]	PC = PC + 1 B3	→ W								WZ OUT
PC OUT STATUS[6]	PC = PC + 1 B3 -	►W								WZ OUT STATUS[11]
PC OUT STATUS[6]	PC = PC + 1 B3 -	-w	ar OUT STATUS[16]	(PCH)	►DATA BUS	SP OLIT	(PCL)	DATA BUS		WZ OUT STATUS[11,12]
PC OUT STATUS[6]	PC = PC + 1 83 -	►W[13]	STATUS[16] SP OUT STATUS[16]	(PCH)	►DATA BUS	SP OUT STATUS[16]		DATA BUS		WZ OUT STATUS(11)
SP OUT STATUS[15]	SP=SP+1 DATA-	►W	STATUS[16]	SP = SP - 1		SP OUT STATUS ^[16]	WOL)	DATA BUS		WZ OUT STATUS[11,12]
SP OUT STATUS(15)	SP-SP+1 DATA	►W		A 1						WZ OUT STATUS[11]
SPOUT STATUS(16)	(TMP = 00NNN000)	₽Z		-						WZ OUT STATUS(11,12)
STATUS(16)	(PCL)	►ĒATA BUS								WZ OUT STATUS[11]
SP OUT STATUS[16]	(d)	DATA BUS								
SP OUT STATUS(16)		←DATA BUS								
SP OUT STATUS[15]		⇒ rh								
		-A								
SP OUT STATUS[15]		-w								
SP OUT STATUS[15]			SP OUT STATUS[16]	(H)	- DATA BUS	SP OUT STATUS[16]	(L)	DATA BUS	(WZ) → HL	_
WZ OUT STATUS[18]		►A					1			
WZ OUT STATUS(18)	(A)	►DATA BUS								
					District in		Control of the	ester (89 hi) Kristina		

WZ OUT STATUS[11]	(WZ) + 1 → PC
WZ OUT STATUS[11,12]	(WZ) + 1 → PC
WZ OUT STATUS(11)	(WZ) + 1 → PC
WZ OUT STATUS[11,12]	(WZ) + 1 → PC
WZ OUT STATUS[11]	(WZ) + 1 → PC
WZ OUT STATUS(11,12)	(WZ) + 1 → PC
WZ OUT STATUS[11]	(WZ) + 1 → PC




Figure 3-13. 8251 Format.

The two (2) 8255s provide twenty four bits each of programmable I/O data and control so that keyboards, sensors, paper tape, etc., can be interfaced to the system.




Figure 3-14. 8255 Format.

The three 8212s can be used to drive long lines or LED indicators due to their high drive capability. (15mA)




Figure 3-15. 8212 Format.

Addressing the structure is described in the formats illustrated in Figures 3-13, 3-14, 3-15. Linear Select is used so that no decoders are required thus, each device has an exclusive "enable bit".

The example shows how a powerful yet flexible I/O structure can be created using a minimum component count with devices that are all members of the 8080 Microcomputer System.




Figure 3-16. Typical I/O Interface.

CHAPTER 3 INTERFACING THE 8080

This chapter will illustrate, in detail, how to interface the 8080 CPU with Memory and I/O. It will also show the benefits and tradeoffs encountered when using a variety of system architectures to achieve higher throughput, decreased component count or minimization of memory size.

8080 Microcomputer system design lends itself to a simple, modular approach. Such an approach will yield the designer a reliable, high performance system that contains a minimum component count and is easy to manufacture and maintain.

The overall system can be thought of as a simple block diagram. The three (3) blocks in the diagram represent the functions common to any computer system.

CPU Module* Contains the Central Processing Unit, system timing and interface circuitry to Memory and I/O devices.

Memory Contains Read Only Memory (ROM) and

I/O

Read/Write Memory (RAM) for program and data storage.

Contains circuitry that allows the computer system to communicate with devices or structures existing outside of the CPU or Memory array.

for example: Keyboards, Floppy Disks, Paper Tape, etc.

There are three busses that interconnect these blocks:

Data Bus† A bi-directional path on which data can flow between the CPU and Memory or I/O.

Address Bus A uni-directional group of lines that identify a particular Memory location or I/O device.

Control Bus A uni-directional set of signals that indicate the type of activity in current process.

Type of activities: 1. Memory Read 2. Memory Write

3. I/O Read

4. I/O Write

5. Interrupt Acknowledge




Figure 3-1. Typical Computer System Block Diagram

Basic System Operation

- The CPU Module issues an activity command on the Control Bus.
- The CPU Module issues a birary code on the Address
 Bus to identify which particular Memory location or
 I/O device will be involved in the current process
 activity.
- 3. The CPU Module receives or transmits data with the selected Memory location or I/O device.
- The CPU Module returns to activity command.

 1 and issues the next

It is easy to see at this point that the CPU module is the central element in any computer system.

^{*&}quot;Module" refers to a functional block, it does not reference a printed circuit board manufactured by INTEL.


^{†&}quot;Bus" refers to a set of signals grouped together because of the similarity of their functions.

The 8080 can directly address up to 65,536 bytes of memory, which may consist of both read-only memory (ROM) elements and random-access memory (RAM) elements (read/write memory).

Data in the 8080 is stored in the form of 8-bit binary integers:

When a register or data word contains a binary number, it is necessary to establish the order in which the bits of the number are written. In the Intel 8080, BIT 7 0 is referred to as the Least Significant Bit (LSB), and BIT 7 (of an 8 bit number) is referred to as the Most Significant Bit (MSB).

The 8080 program instructions may be one, two or three bytes in length. Multiple byte instructions must be stored in successive memory locations; the address of the first byte is always used as the address of the instructions. The exact instruction format will depend on the particular operation to be executed.



Byte One	D ₇ I	1	Т		7	Т	D_0	Op Code
Byte Two	D ₇	Т	Т	Т	Γ	Т	T _{D0}	Data
Byte Three	D ₇	1	1	T	Γ	\Box	T _{D0}	Address

Addressing Modes:

Often the data that is to be operated on is stored in memory. When multi-byte numeric data is used, the data, like instructions, is stored in successive memory locations, with the least significant byte first, followed by increasingly significant bytes. The 8080 has four different modes for addressing data stored in memory or in registers:

- Direct Bytes 2 and 3 of the instruction contain the exact memory address of the data item (the low-order bits of the address are in byte 2, the high-order bits in byte 3).
- Register The instruction specifies the register or register-pair in which the data is located.
- Register Indirect The instruction specifies a register-pair which contains the memory

address where high-order bits of the address are in the first register of the pair, the low-order bits in the second).

 Immediate — The instruction contains the data itself. This is either an 8-bit quantity or a 16-bit quantity (least significant byte first, most significant byte second).

Unless directed by an interrupt or branch instruction, the execution of instructions proceeds through consecutively increasing memory locations. A branch instruction can specify the address of the next instruction to be executed in one of two ways:

- Direct The branch instruction contains the address of the next instruction to be executed. (Except for the 'RST' instruction, byte 2 contains the low-order address and byte 3 the high-order address.)
- Register indirect The branch instruction indicates a register-pair which contains the
 address of the hext instruction to be executed. (The high-order bits of the address
 are in the first register of the pair, the
 low-order bits in the second.)

The RST instruction is a special one-byte call instruction (usually used during interrupt sequences). RST includes a three-bit field; program control is transferred to the instruction whose address is of this three-bit field.

Condition Flags:

Carry:

There are five condition flags associated with the execution of instructions on the 8080. They are Zero, Sign, Parity, Carry, and Auxiliary Carry| and are each represented by a 1-bit register in the CPU. A flag is "set" by forcing the bit to 1; "reset" by forcing the bit to 0.

Unless indicated otherwise, when an instruction affects a flag, it affects it in the following manner:

Zero: If the result of an instruction has the value 0, this flag is set; otherwise it is reset.

Sign: If the most sign ficant bit of the result of the operation has the value 1, this flag is set; otherwise it is reset.

Parity: If the modulo 2 sum of the bits of the result of the operation is 0, (i.e., if the result has even parity), this flag is set; otherwise it is reset (i.e., if the result has

> If the instruction resulted in a carry (from addition), or a borrow (from subtraction or a comparison) out of the highorder bit, this flag is set; otherwise it is reset.




Figure 3-3. 8080 Clock Generator

20 MHZ oscillator, a four bit counter, and gating circuits.

The oscillator provides a 20 MHZ signal to the input of a four (4) bit, presettable, synchronous, binary counter. By presetting the counter as shown in figure 3-5 and clocking it with the 20 MHZ signal, a simple decoding of the counters outputs using standard TTL gates, provides proper timing for the two (2) 8080 clock inputs.

Note that the timing must actually be measured at the output of the High Level Driver to take into account the added delays and waveform distortions within such a device.

High Level Driver Design

The voltage level of the clocks for the 8080 is not TTL compatible like the other signals that input to the 8080. The voltage swing is from .6 volts ($V_{\rm ILC}$) to 11 volts ($V_{\rm IHC}$) with risetimes and falltimes under 50 ns. The Capacitive Drive is 20 pf (max.). Thus, a High Level Driver is required to interface the outputs of the Clock Generator (TTL) to the 8080.

The two (2) outputs of the Clock Generator are capacitivity coupled to a dual- High Level clock driver. The driver must be capable of complying with the 8080 clock input specifications, page 5-15. A driver of this type usually has little problem supplying the

positive transition when biased from the 8080 V_{DD} supply (12V) but to achieve the low voltage specification (V_{LC}). 8 volts Max. the driver is biased to the 8080 V_{BB} supply (-5V). This allows the driver to swing from GND to V_{DD} with the aid of a simple resistor divider.

A low resistance series network is added between the driver and the 8080 to eliminate any overshoot of the pulsed waveforms. Now a circuit is apparent that can easily comply with the 8080 specifications. In fact rise and falltimes of this design are typically less than 10 ns.




Figure 3-4. High Level Driver

6. The last four lines contain incidental information about the execution of the instruction. The number of machine cycles and states required to execute the instruction are listed first. If the instruction has two possible execution times, as in a Conditional Jump, both times will be listed, separated by a slash. Next, any significant data addressing modes (see Page 4-2) are listed. The last line lists any of the five Flags that are affected by the execution of the instruction.


Data Transfer Group:

This group of instructions transfers data to and from registers and memory. Condition flags are not affected by any instruction in this group.

MOV r1, r2 (Move Register)

(r1) - (r2)

The content of register r2 is moved to register r1.




Cycles: States: 5 Addressing: register Flags: none

MOV r, M (Move from memory)

(r) - ((H) (L))

The content of the memory location, whose address is in registers H and L, is moved to register r.



Cycles: States:

Addressing: reg. indirect Flags: none

MOV M, r (Move to memory)

((H) (L)) ← (r)

The content of register r is moved to the memory location whose address is in registers H and L.

0	1	1	1	0	s	s	S

Cycles: 2 States: 7


Addressing: reg. indirect

Flags: none

MVI r, data (Move Immediate)

(r) ← (byte 2)

The content of byte 2 of the instruction is moved to register r.



Cycles: States:


Addressing: Flags: nmediate

none

MVI M, data (Move to memory immediate)

((H) (L)) - (byte 2)

The content of byte 2 of the instruction is moved to the memory location whose address is in registers H and L.



Cycles:

States:


Addressing: immed./reg. indirect

Flags:

LXI rp, data 16 (Load register pair immediate)

(rh) ← (byte 3), (rl) ← (byte 2)

Byte 3 of the instruction is moved into the high-order register (rh) of the register pair rp. Byte 2 of the instruction is moved into the low-order register (rl) of the register pair rp.



Cycles: 3 States: 1d

Addressing: immediate

Flags:

The input level specification implies that any semi-conductor memory or I/O device connected to the 8080 Data Bus must be able to provide a minimum of 3.3 volts in its high state. Most semiconductor memories and standard TTL I/O devices have an output capability of between 2.0 and 2.8 volts, obviously a direct connection onto the 8080 Data Bus would require pullup resistors, whose value should not affect the bus speed or stress the drive capability of the memory or I/O components.

The 8080A output drive capability ($I_{\rm OL}$) 1.9mA max. is sufficient for small systems where Memory size and I/O requirements are minimal and the entire system is contained on a single printed circuit board. Most systems however, take advantage of the high-performance computing power of the 8080 CPU and thus a more typical system would require some form of buffering on the 8080 Data Bus to support a larger array of Memory and I/O devices which are likely to be on separate boards.

A device specifically designed to do this buffering function is the INTEL® 8216, a (4) four bit bi-directional bus driver whose input voltage level-is compatible with standard TTL devices and semiconductor memory components, and has output drive capability of 50 mA. At the 8080 side, the 8216 has a "high" output of 3.65 volts that not only meets the 8080 input spec but provides the designer with a worse case 350 mV noise margin.

A pair of 8216's are connected directly to the 8080 Data Bus (D7-D0) as shown in figure 3-5. Note that the DBIN signal from the 8080 is connected to the direction control input ($\overline{\rm DIEN}$) so the correct flow of data on the bus is maintained. The chip select ($\overline{\rm CS}$) of the 8216 is connected to BUS ENABLE ($\overline{\rm BUSEN}$) to allow for DMA activities by deselecting the Data Bus Buffer and forcing the outputs of the 8216's into their high impedance (3-state) mode. This allows other devices to gain access to the data bus (DMA).

System Control Logic Design

The Control Bus maintains discipline of the bi-directional Data Bus, that is, it determines what type of device will have access to the bus (Memory or I/O) and generates signals to assure that these devices transfer Data with the 8080 CPU within the proper timing "windows" as dictated by the CPU operational characteristics.

As described previously, the 8080 issues Status information at the beginning of each Machine Cycle on its Data Bus to indicate what operation will take place during that cycle. A simple (8) bit latch, like an INTEL® 8212, connected directly to the 8080 Data Bus (D7-D0) as shown in figure 3-5 will store the

Status information. The signal that loads the data into the Status Latch comes from the Clock Generator, it is Status Strobe (\overline{STSTB}) and occurs at the start of each Machine Cycle,

Note that the Status Latch is connected onto the 8080 Data Bus (D7-D0) before the Bus Buffer. This is to maintain the integrity of the Data Bus and simplify Control Bus timing in DMA dependent environments.

As shown in the diagram, a simple gating of the outputs of the Status Latch with the DBIN and \overline{WR} signals from the 8080 generate the (4) four Control signals that make up the basic Control Bus.

These four signals: 1. Memory Read (MEM R)

2. Memory Write (MEM W)

3. I/O Read (I/O R)

4. I/O Write (I/O W)

connect directly to the MCS-80 component "family" of ROMs, RAMs and I/O devices.

A fifth signal, Interrupt Acknowledge (INTA) is added to the Control Bus by gating data off the Status Latch with the DBIN signal from the 8080 CPU. This signal is used to enable the Interrupt Instruction Port which holds the RST instruction onto the Data Bus.

Other signals that are part of the Control Bus such as \overline{WO} , Stack and M1 are present to aid in the testing of the System and also to simplify interfacing the CPU to dynamic memories or very large systems that require several levels of bus buffering.

Address Buffer Design

The Address Bus (A15-A0) of the 8080, like the Data Bus, is sufficient to support a small system that has a moderate size Memory and I/O structure, confined to a single card. To expand the size of the system that the Address Bus can support a simple buffer can be added, as shown in figure \$-6. The INTEL® 8212 or 8216 is an excellent device for this function. They provide low input loading (.25 mA), high output drive and insert a minimal delay in the System Timing.

Note that BUS ENABLE (BUSEN) is connected to the buffers so that they are forced into their highimpedance (3-state) mode during DMA activities so that other devices can gain access to the Address Bus.

Arithmetic Group:

This group of instructions performs arithmetic operations on data in registers and memory.


Unless indicated otherwise, all instructions in this group affect the Zero, Sign, Parity, Carry, and Auxiliary Carry flags according to the standard rules.

All subtraction operations are performed via two's complement arithmetic and set the carry flag to one to indicate a borrow and clear it to indicate no borrow.

ADD r (Add Register)

(A) - (A) + (r)

The content of register r is added to the content of the accumulator. The result is placed in the accumulator.



Cycles: States: 4 Addressing: register Flags: Z,S,P,CY,AC

ADD M (Add memory)

(A) ← (A) + ((H) (L))

The content of the memory location whose address is contained in the H and L registers is added to the content of the accumulator. The result is placed in the accumulator.


1 0 0 0 0 1 1 0

Cycles: States: Addressing: reg. indirect Flags: Z,S,P,CY,AC

ADI data

(Add immediate) (A) - (A) + (byte 2)

The content of the second byte of the instruction is added to the content of the accumulator. The result is placed in the accumulator.



Cycles: 2 States: Addressing: immediate Flags: Z,S,P,CY,AC

ADC r (Add Register with carry)


(A) ← (A) + (r) + (CY)

The content of register r and the content of the carry bit are added to the content of the accumulator. The result is placed in the accumulator.




M (Add memory with carry) (A) ← (A) + ((H) (L)) + (CY) ADC M

The content of the memory location whose address is contained in the H and L registers and the content of the CY flag are added to the accumulator. The result is placed in the accumulator



ACI data (Add immediate with carry)

(A) ← (A) + (byte 2) + (CY)
The content of the second byte of the instruction and the content of the CY flag are added to the contents of the accumulator. The result is placed in the accumulator.




Cycles: States: Addressing: immediate Flags: Z,S,P,CY,AC

SUB r (Subtract Register)

 $(A) \leftarrow (A) - (r)$

The content of register r is subtracted from the content of the accumulator. The result is placed in the accumulator.



RAM memory must be provided, such as: Floppy Disk, Paper Tape, etc.

The CPU treats RAM in exactly the same manner as ROM for addressing data to be read. Writing data is very similar; the RAM is issued an address during the first portion of the Memory Write cycle (T1 & T2) in T3 when the data that is to be written is output by the CPU and is stable on the bus an $\overline{\text{MEMW}}$ command is generated. The $\overline{\text{MEMW}}$ signal is connected to the R/W input of the RAM and strobes the data into the addressed location.

In Figure 3-7 a typical Memory system is illustrated to show how standard semiconductor components interface to the 8080 bus. The memory array shown has &K bytes (8 bits/byte) of ROM storage, using four Intel[®]8216As and 512 bytes of RAM storage, using Intel 8111 static RAMs. The basic interface to the bus structure detailed here is common to almost any size memory. The only addition that might have to be made for larger systems is more buffers (8216/8212) and decoders (8205) for generating "chip selects."

The memories chosen for this example have an access time of 850 nS (max) to illustrate that slower, economical devices can be easily interfaced to the 8080 with little effect on performance. When the 8080 is operated from a clock generator with a tCY of 500 nS the required memory access time is Approx. 450-550 nS. See detailed timing specification Pg. 5-16. Using memory devices of this speed such as Intel 8308, 8102A, 8107A, etc. the READY input to the 8080 CPU can remain "high" because no "wait" states are required. Note that the bus interface to memory shown in Figure 3-7 remains the same. However, if slower memories are to be used, such as the devices illustrated (8316A, 8111) that have access times slower than the minimum requirement a simple logic control of the READY input to the 8080 CPU will insert an extra "wait state" that is equal to one or more clock periods as an access time "adjustment" delay to compensate. The effect of the extra "wait" state is naturally a slower execution time for the instruction. A single "wait" changes the basic instruction cycle to 2.5 microSeconds.





Figure 3-7. Typical Memory Interface

(Decrement memory)

 $((H)\ (L))\ \longleftarrow\ ((H)\ (L))-1$

The content of the memory location whose address is contained in the H and L registers is decremented by one, Note: All condition flags except CY are affected.




Cycles: 3 States: 10

Addressing: reg, indirect Flags: Z,S,P,AC

INX rp (Increment register pair)

(rh) (rl) - (rh) (rl) + 1

The content of the register pair rp is incremented by one. Note: No condition flags are affected



States: 5 Addressing: register Flags: none

DCX rp (Decrement register pair)

(rh) (rl) → (rh) (rl) − 1

The content of the register pair rp is decremented by one. Note: No condition flags are affected.



Addressing: register Flags: none

(Add register pair to H and L) DAD rp

— (H) (L) + (rh) (rl)

The content of the register pair rp is added to the content of the register pair H and L. The result is placed in the register pair H and L. Note: Only the CY flag is affected. It is set if there is a carry out of the double precision add; otherwise it is reset.

r						,	_
0 0	R	l _P	1	1 0	0	1	


Cycles: 3 States: 10 Addressing: register Flags: CY

(Decimal Adjust Accumulator)

The eight-bit number in the accumulator is adjusted to form two four-bit Binary-Coded-Decimal digits by the following process:

- 1. If the value of the least significant 4 bits of the accumulator is greater than 9 or if the AC flag is set, 6 is added to the accumulator.
- 2. If the value of the most significant 4 bits of the accumulator is now greater than 9, or if the CY flag is set, 6 is added to the most significant 4 bits of the accumulator.

NOTE: All flags are affected.



Logical Group:


This group of instructions performs logical (Boolean) operations on data in registers and memory and on condi-

Unless indicated otherwise, all instructions in this group affect the Zero, Sign, Parity, Auxiliary Carry, and Carry flags according to the standard rules.

(AND Register)


(A) ← (A) ∧ (r)

The content of register r is logically anded with the content of the accumulato. The result is placed in the accumulator. The CY flag is cleared.



ANA M M (AND memory) (A) ← (A) ∧ ((H) (L))

The contents of the memory location whose address is contained in the H and L registers is logically anded with the content of the accumulator. The result is placed in the accumulator. The CY flag is cleared.






Figure 3-10. Memory Mapped I/O.

I/O Addressing

With both systems of I/O structure the addressing of each device can be configured to optimize efficiency and reduce component count. One method, the most common, is to decode the address bus into exclusive "chip selects" that enable the addressed I/O device, similar to generating chipselects in memory arrays.

Another method is called "linear select". In this method, instead of decoding the Address Bus, a singular bit from the bus is assigned as the exclusive enable for a specific I/O device. This method, of course, limits the number of I/O devices that can be addressed but eliminates the need for extra decoders, an important consideration in small system design.

A simple example illustrates the power of such a flexible I/O structure. The first example illustrates the format of the second byte of the IN or OUT instruction using the Isolated I/O technique. The devices used are Intel®255 Programmable Peripheral Interface units and are linear selected. Each device has three ports and from the format it can be seen that six devices can be addressed without additional decoders.




Figure 3-11. Isolated I/O — (Linear Select) (8255)

The second example uses Memory Mapped I/O and linear select to show how thirteen devices (8255) can be addressed without the use of extra decoders. The format shown could be the second and third bytes of the LDA or STA instructions or any other instructions used to manipulate I/O using the Memory Mapped technique.

It is easy to see that such a flexible I/O structure, that can be "tailored" to the overall system environment, provides the designer with a powerful tool minimize component count.




Figure 3-12. Memory Mapped I/O (Linear Select (8255)

I/O Interface Example

In Figure 3-16 a typical I/O system is shown that uses a variety of devices (8212, 8251 and 8255). It could be used to interface the peripherals around an intelligent CRT terminals; keyboards, display, and communication interface. Another application could be in a process controller to interface sensors, relays, and motor controls. The limitation of the application area for such a circuit is solely that of the designers imagination.


The I/O structure shown interfaces to the 8080 CPU using the bus architecture developed previously in this chapter. Either Isolated or Memory Mapped techniques can be used, depending on the system I/O environment.

The 8251 provides a serial data communication interface so that the system can transmit and receive data over communication links such as telephone lines.

CMP M (Compare memory)

(A) - ((H)(L))

The content of the memory location whose address is contained in the H and L registers is subtracted from the accumulator. The accumulator remains unchanged. The condition flags are set as a result of the subtraction. The Z flag is set to 1 if (A) = ((H) (L)). The CY flag is set to 1 if (A) < ((H) (L)).



Cycles: 2 States:


Addressing: reg, indirect

Flags: Z,S,P,CY,AC

CPI data (Compare immediate)

(A) - (byte 2)

The content of the second byte of the instruction is subtracted from the accumulator. The condition flags are set by the result of the subtraction. The Z flag is set to 1 if (A) = (byte 2). The CY flag is set to 1 if (A) < (byte 2).



Cycles: 2 States:

Addressing: immediate


Flags: Z,S,P,CY,AC

RLC

(Rotate left)
$$(A_{n+1}) \leftarrow (A_n) ; (A_0) \leftarrow (A_7)$$

$$(CY) \leftarrow (A_7)$$

The content of the accumulator is rotated left one position. The low order bit and the CY flag are both set to the value shifted out of the high order bit position. Only the CY flag is affected.



Cycles: 1 States: Flags: CY

0 0 0 0 1 1 1 1 1 Cycles:

tion. Only the CY flag is affected.

States: Flags: ¢Υ

 $(A_n) \leftarrow (A_{n-1})$; $(A_7) \leftarrow (A_0)$ $(CY) \leftarrow (A_0)$ The content of the accumulator is rotated right one


position. The high order bit and the CY flag are both set to the value shifted out of the low order bit posi-

RAL

(Rotate right)


(Rotate left through carry) $(A_{n+1}) \leftarrow (A_n) ; (CY) \leftarrow (A_7)$ $(A_0) \leftarrow (CY)$

The content of the accumulator is rotated left one position through the CY flag. The low order bit is set equal to the CY flag and the CY flag is set to the value shifted out of the high order bit. Only the CY flag is affected.



(Rotate right through carry) $(A_n) \leftarrow (A_{n+1}); (CY) \leftarrow (A_0)$ $(A_7) \leftarrow (CY)$

The content of the accumulator is rotated right one position through the CY flag. The high order bit is set to the CY flag and the CY flag is set to the value shifted out of the low order bit. Only the CY flag is



(Complement accumulator)

(A) ← (A)

The contents of the accumulator are complemented (zero bits become 1, one bits become 0). No flags are



CHAPTER 4 INSTRUCTION SET

A computer, no matter how sophisticated, can only do what it is "told" to do. One "tells" the computer what to do via a series of coded instructions referred to as a Program. The realm of the programmer is referred to as Software, in contrast to the Hardware that comprises the actual computer equipment. A computer's software refers to all of the programs that have been written for that computer.

When a computer is designed, the engineers provide the Central Processing Unit (CPU) with the ability to perform a particular set of operations. The CPU is designed such that a specific operation is performed when the CPU control logic decodes a particular instruction. Consequently, the operations that can be performed by a CPU define the computer's instruction Set

Each computer instruction allows the programmer to initiate the performance of a specific operation. All computers implement certain arithmetic operations in their instruction set, such as an instruction to add the contents of two registers. Often logical operations (e.g., OR the contents of two registers) and register operate instructions (e.g., increment a register) are included in the instruction set. A computer's instruction set will also have instructions that move data between registers, between a register and memory, and between a register and an I/O device. Most instruction sets also provide Conditional Instructions. A conditional instruction specifies an operation to be performed only if certain conditions have been met; for example, jump to a particular instruction if the result of the last operation was zero. Conditional instructions provide a program with a decision-making capability.

By logically organizing a sequence of instructions into a coherent program, the programmer can "tell" the computer to perform a very specific and useful function.

The computer, however, can only execute programs whose instructions are in a binary coded form (i.e., a series of 1's and 0's), that is called Machine Code. Because it would be extremely cumbersome to program in machine code, programming languages have been developed. There

are programs available which convert the programming language instructions into machine code that can be interpreted by the processor.

One type of programming language is Assembly Language. A unique assembly language mnemonic is assigned to each of the computer's instructions. The programmer can write a program (called the Source Program) using these mnemonics and certain operands; the source program is then converted into machine instructions (called the Object Code). Each assembly language instruction is converted into one machine code instruction (1 or more bytes) by an Assembler program. Assembly languages are usually machine dependent (i.e., they are usually able to run on only one type of computer).


THE 8080 INSTRUCTION SET

The 8080 instruction set includes five different types of instructions:

- Data Transfer Group move data between registers or between memory and registers
- Arithmetic Group add, subtract, increment or decrement data in registers or in memory
- Logical Group AND, OR, EXCLUSIVE-OR, compare, rotate or complement data in registers or in memory
- Branch Group conditional and unconditional jump instructions, subroutine call instructions and return instructions
- Stack, I/O and Machine Control Group includes
 I/O instructions, as well as instructions for maintaining the stack and internal control flags.

Instruction and Data Formats

Memory for the 8080 is organized into 8-bit quantities, called Bytes. Each byte has a unique 16-bit binary address corresponding to its sequential position in memory.



Auxiliary Carry: If the instruction caused a carry out of bit 3 and into bit 4 of the resulting value, the auxiliary carry is set; otherwise it is reset. This flag is affected by single precision additions, subtractions, increments, decrements, comparisons, and logical operations, but is principally used with additions and increments preceding a DAA (Decimal Adjust Accumulator) instruction.

Symbols and Abbreviations:

The following symbols and abbreviations are used in the subsequent description of the 8080 instructions:

and the state of t					
SYMBOLS	MEANING				
accumulator	Register A				
addr	16-bit address quantity				
data	8-bit data quantity				
data 16	16-bit data quantity				
byte 2	The second byte of the instruction				
byte 3	The third byte of the instruction				
port	8-bit address of an I/O device				
r,r1,r2	One of the registers A,B,C,D,E,H,L				

The bit pattern designating one of the registers A,B,C,D,E,H,L (DDD=destination, SSS= source):

DDD,SSS

DDD o	r SSS	REGISTER	NAME
111		Α	
000	1	В	
001		С	
010		D	
011		E	
100		н	
101		L	

One of the register pairs:

B represents the B,C pair with B as the highorder register and C as the low-order register; D represents the D,E pair with D as the highorder register and E as the low-order register; H represents the H,L pair with H as the highorder register and L as the low-order register; SP represents the 16-bit stack pointer

The bit pattern designating one of the register pairs B,D,H,SP:

RP	REGISTER PAIR
00	B-C
01	D-E
10	H-L
11	SP

rh	The first (high-order) register of a designated
	register pair.

rl The second (low-order) register of a designated register pair.

> 16-bit program counter register (PCH and PCL are used to refer to the high-order and low-order 8 bits respectively).

16-bit stack pointer register (SPH and SPL SP are used to refer to the high-order and loworder 8 bits respectively).

Bit m of the register r (bits are number 7 through 0 from left to right).

Z,S,P,CY,AC The condition flags: Zero,

PC

	Sign, Parity, Carry, and Auxiliary Carry, respectively.
()	The contents of the memory location or registers enclosed in the parentheses.
•	"Is transferred to"
\wedge	Logical AND
\forall	Exclusive OR
V	Inclusive OR
+	Addition
_	Two's complement subtraction
*	Multiplication
→→	"Is exchanged with"
	The one's complement (e.g., (A))
n	The restart number 0 through 7
NNN	The binary representation 000 through 111 for restart number 0 through 7 respectively.

Description Format:

The following pages provide a detailed description of the instruction set of the 8080. Each instruction is described in the following manner:

- 1. The MAC 80 assembler format, consisting of the instruction mnemonic and operand fields, is printed in BOLDFACE on the left side of the first line.
- 2. The name of the instruction is enclosed in parenthesis on the right side of the first line.
- 3. The next line(s) contain a symbolic description of the operation of the instruction.
- 4. This is followed by a narative description of the operation of the instruction.
- 5. The following line(s) contain the binary fields and patterns that comprise the machine instruction.

CHAPTER 5 NCS 50 NCS NCS 50 NC


CPU Group	
8224 Clock Generator	5-1
8228 System Controller	5-7
8080A Central Processor	5-13
8080A-1 Central Processor (1.3μs)	5-20
8080A-2 Central Processor (1.5μs)	5-24
M8080A Central Processor (-55° to +125°C)	5-29
ROMs	
8702A Erasable PROM (256 x 8)	5-37
8708/8704 Erasable PROM (1K x 8)	5-45
8302 Mask ROM (256 x 8)	5-51
8308 Mask ROM (1K x 8)	5-59
8316A Mask ROM (2K x 8)	5-61
RAMs	
8101-2 Static RAM (256 x 4)	5-67
8111-2 Static RAM (256 x 4)	5-71
8102-2 Static RAM (1K x 1)	5-75
8102A-4 Static RAM (1K x 1)	5-79
8107B-4 Dynamic R AM (4K x 1)	5-83
5101 Static CMOS RAM (256 x 4)	5-91
8210 Dynamic RAM Driver	5-95
8222 Dynamic RAM Refresh Controller	5-99
1/0	
8212 8-Bit I/O Port	5-101
8255 Programmable Peripheral Interface	5-113
8251 Programmable Communication Interface	5-135
Peripherals	
8205 One of Eight Decoder	5-147
8214 Priority Interrupt Control Unit	5-153
8216/8226 4-Bit Bi-Directional Bus Driver	5-163
Coming Soon	
8253 Programmable Interval Timer	5-169
8257 Programmable DMA Controller	5-171
8259 Programmable Interrupt Controller	5-173

LDA addr

(Load Accumulator direct)

(A) - ((byte 3)(byte 2))

The content of the memory location, whose address is specified in byte 2 and byte 3 of the instruction, is moved to register A.




Cycles: 4 States: 13 Addressing: direct Flags: none

STA addr

(Store Accumulator direct)

((byte 3)(byte 2)) - (A)

The content of the accumulator is moved to the memory location whose address is specified in byte 2 and byte 3 of the instruction.




Cycles: 4 States: 13 Addressing: direct Flags: none

LHLD addr (Load H and L direct)

(L) ← ((byte 3)(byte 2)) (H) ← ((byte 3)(byte 2) + 1)


The content of the memory location, whose address is specified in byte 2 and byte 3 of the instruction, is moved to register L. The content of the memory location at the succeeding address is moved to register H.



Cycles: 5 States: 16 Addressing: direct Flags: none

SHLD addr (Store H and L direct)

((byte 3)(byte 2)) ← (L)
((byte 3)(byte 2) + 1) ← (H)
The content of register L is moved to the memory lo cation whose address is specified in byte 2 and byte 3. The content of register H is moved to the succeeding memory location.




Cycles: 16 States: Addressing: direct Flags:

LDAX rp (Load accumulator indirect)

(A) ← ((rp))

The content of the memory location, whose address is in the register pair rp, is moved to register A. Note: only register pairs rp=B (registers B and C) or rp=D (registers D and E) may be specified.




Cycles: 2 States: 7 States: Addressing: reg. indirect

Flags: none

(Store accumulator indirect) ((rp)) ← (A)

STAX rp


The content of register A is moved to the memory location whose address is in the register pair rp. Note: only register pairs rp=B (registers B and C) or rp=D (registers D and E) may be specified.



XCHG (Exchange H and L with D and E)

(H) ←→ (D) (L) ←→ (E)

The contents of registers H and L are exchanged with the contents of registers D and E.




	· !		
		:	

SUB M (Subtract memory)

(A) ← (A) - ((H) (L))

The content of the memory location whose address is contained in the H and L registers is subtracted from the content of the accumulator. The result is placed in the accumulator.



Cycles: States:


reg. indirect Addressing:

Flags: Z,S,P,CY,AC

SUI data (Subtract immediate)

(A) ← (A) - (byte 2)

The content of the second byte of the instruction is subtracted from the content of the accumulator. The result is placed in the accumulator.




States:

immediate Addressing: Flags: Z,S,P,CY,AC

r (Subtract Register with borrow) (A) ← (A) – (r) – (CY) SBB r

The content of register r and the content of the CY flag are both subtracted from the accumulator. The result is placed in the accumulator.



Cycles: 1 States:


Addressing: register

Flags: Z,S,P,CY,AC

SBB M (Subtract memory with borrow)

(A) ← (A) – ((H) (L)) – (CY)

The content of the memory location whose address is contained in the H and L registers and the content of the CY flag are both subtracted from the accumulator. The result is placed in the accumulator.




Cycles: States:

reg, indirect Addressing: Flags: Z,S,P,CY,AC

(Subtract immediate with borrow) SBI data

(A) ← (A) - (byte 2) - (CY)

The contents of the second byte of the instruction and the contents of the CY flag are both subtracted from the accumulator. The result is placed in the




Cycles: States:

Addressing: immediate Flags: Z,S,P,CY,AC

INR r (Increment Register)

 $(r) \leftarrow (r) + 1$

The content of register r is incremented by one. Note: All condition flags except CY are affected.



INR M (Increment memory)


 $((H) (L)) \leftarrow ((H) (L)) + 1$ The content of the memory location whose address is contained in the H and k registers is incremented by one. Note: All condition flags except CY are



(Decrement Register) DCR r

(r) ← (r) − 1

The content of register r is decremented by one. Note: All condition flags except CY are affected.



SCHOTTKY BIPOLAR 8224

D.C. Characteristics

 T_{A} = 0°C to 70°C; V_{CC} = +5.0V ±5%; V_{DD} = +12V ±5%.

		Limits					
Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions	
l _E	Input Current Loading			25	mA	V _F = .45V	
IR	Input Leakage Current			10	μΑ	V _R = 5.25V	
V _C	Input Forward Clamp Voltage			1.0	V	_C = -5mA	
VIL	Input "Low" Voltage			.8	V	V _{CC} = 5.0V	
V _{IH}	Input "High" Voltage	2.6 2.0			V	Reset Input All Other Inputs	
V _{IH} -V _{IL}	REDIN Input Hysteresis	.25			mV	V _{CC} = 5.0 V	
V _{OL}	Output "Low" Voltage			.45 .45	v v	ϕ_{1},ϕ_{2}), Ready, Reset, STST $\phi_{L} = 2.5$ mA All Other Outputs $\phi_{L} = 15$ mA	
V _{OH}	Output "High" Voltage \$\phi_1 \phi_2\$ READY, RESET All Other Outputs	9.4 3.6 2.4			V V	O _H = -100μA O _H = -100μA I _{OH} = -1mA	
lsc ^[1]	Output Short Circuit Current (All Low Voltage Outputs Only)	-10		-60	mA	V _O = 0V V _{CC} = 5.0V	
lcc	Power Supply Current			115	mA		
I _{DD}	Power Supply Current			12	mA		

Note: 1. Caution, ϕ_1 and ϕ_2 output drivers do not have short circuit protection

CRYSTAL REQUIREMENTS


Tolerance: .005% at 0°C -70°C Resonance: Series (Fundamental)* Load Capacitance: 20-35pF Equivalent Resistance: 75-20 ohms Power Dissipation (Min): 4mW

*With tank circuit use 3rd overtone mode.

CMC (Complement carry)

(CY) ← (CY)

The CY flag is complemented. No other flags are




States: Flags: CY

STC (Set carry)

(CY) - 1

The CY flag is set to 1. No other flags are affected.



Branch Group:

This group of instructions alter normal sequential program flow.

Condition flags are not affected by any instruction in this group.

The two types of branch instructions are unconditional and conditional. Unconditional transfers simply perform the specified operation on register PC (the program counter). Conditional transfers examine the status of one of the four processor flags to determine if the specified branch is to be executed. The conditions that may be specified are as follows:

CONDITION

ccc ΝZ not zero (Z = 0) იიი - zero (Z = 1) - no carry (CY = 0) - carry (CY = 1) Z NC 001 010 С 011 PO - parity odd (P = 0) 100 - parity even (P = 1) 101 Ρ -- plus (S = 0) 110


JMP addr (Jump)

(PC) ← (byte 3) (byte 2)

M - minus (S = 1)

Control is transferred to the instruction whose ad-

dress is specified in byte 3 and byte 2 of the current




Cycles: 3 States: 10 Addressing: immediate Flags: none

Joondition addr If (CCC),

(Conditional jump)

(PC) -- (byte 3) (byte 2)

If the specified condition is true, control is transferred to the instruction whose address is specified in byte 3 and byte 2 of the current instruction; otherwise, control continues sequentially.




Cycles: States: 10 Addressing: immediate Flags: none

CALL addr (Call)

((SP) - 1) - (PCH) ((SP) - 2) - (PCL) (SP) - (SP) - 2 (PC) - (byte 3) (byte 2)

The high-order eight bits of the next instruction address are moved to the memory location whose address is one less than the content of register SP. The low-order eight bits of the next instruction address are moved to the memory location whose address is two less than the content of register SP. The content of register SP is decremented by 2. Control is transferred to the instruction whose address is specified in byte 3 and byte 2 of the current instruction.




Cycles: 5 17

States:

Addressing: immediate/reg. indirect

Flags: none



VOLTAGE MEASUREMENT POINTS: ϕ_1, ϕ_2 Logic "0" = 1.0V, Logic "1" = 8.0V. All other signals measured at 1.5V.

EXAMPLE:

A.C. Characteristics (For $t_{CY} = 488.28 \text{ ns}$)

 T_{A} = 0°C to 70°C; V_{DD} = +5V ±5%; V_{DD} = +12V ±5%.

			Limits			
Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
t _{ø1}	ϕ_1 Pulse Width	89			ns	t _{CY} =488.28ns
t _{ø2}	ϕ_2 Pulse Width	236			ns	
t _{D1}	Delay ϕ_1 to ϕ_2	0			ns	
t _{D2}	Delay ϕ_2 to ϕ_1	95			ns	φ ₁ & φ ₂ Loaded to
t _{D3}	Delay ϕ_1 to ϕ_2 Leading Edges	109		129	ns	¢ _L = 20 to 50pF
t _r	Output Rise Time			20	ns	
t _f	Output Fall Time			20	ns	
t _{DSS}	φ ₂ to STSTB Delay	296		326	ns	
t _D ϕ 2	ϕ_2 to ϕ_2 (TTL) Delay	-5		+15	ns	
tpw	Status Strobe Pulse Width	40			ns	Ready & Reset Loade
t _{DRS}	RDYIN Setup Time to STSTB	-167			ns	to 2mA/10pF
tDRH	RDYIN Hold Time after STSTB	217			ns	All measurements
t _{DR}	READY or RESET to φ ₂ Delay	192			ns	referenced to 1.5V unless specified otherwise.
f _{MAX}	Oscillator Frequency			18.432	MHz	1

Stack, I/O, and Machine Control Group:

This group of instructions performs I/O, manipulates the Stack, and alters internal control flags.

Unless otherwise specified, condition flags are not affected by any instructions in this group.

PUSH rp (Push) ((SP) − 1) ← (rh) ((SP) − 2) ← (rl) (SP) ← (SP) − 2


The content of the high-order register of register pair rp is moved to the memory location whose address is one less than the content of register SP. The content of the low-order register of register pair rp is moved to the memory location whose address is two less than the content of register SP. The content of register SP is decremented by 2. Note: Register pair rp = SP may not be specified.

1	1	R	Р	0	1	1)	1
		_		_				

States: 11
Addressing: reg. indirect
Flags: none

PUSH PSW (Push processor status word) $((SP)-1) \longrightarrow (A)$ $((SP)-2)_0 \longrightarrow (CY), ((SP)-2)_1 \longrightarrow 1$ $((SP)-2)_2 \longrightarrow (P), ((SP)-2)_3 \longrightarrow 0$ $((SP)-2)_4 \longleftarrow (AC), ((SP)-2)_5 \longrightarrow 0$ $((SP)-2)_6 \longleftarrow (Z), ((SP)-2)_7 \longrightarrow (S)$ $(SP) \longrightarrow (SP)-2$

The content of register A is moved to the memory location whose address is one less than register SP. The contents of the condition flags are assembled into a processor status word and the word is moved to the memory location whose address is two less than the content of register SP. The content of register SP is decremented by two.




Cycles: 3
States: 11
Addressing: reg, indirect
Flags: none

FLAG WORD

D ₇	D ₆	D ₅	D ₄	D_3	D_2	D_1	D_0
S	z	0	AC	0	Р	1	CY

POP rp (Pop) (rl) ← ((SP)) (rh) ← ((SP) + 1) (SP) ← (SP) + 2

The content of the memory location, whose address is specified by the content of register SP, is moved to the low-order register of register pair rp. The content of the memory location, whose address is one more than the content of register ISP, is moved to the high-order register of register pair rp. The content of register SP is incremented by 2. Note: Register pair rp = SP may not be specified.




POP PSW (Pop processor status word)

Flags:

 $(CY) \leftarrow ((SP))_0$ $(P) \leftarrow ((SP))_2$ $(AC) \leftarrow ((SP))_4$ $(Z) \leftarrow ((SP))_6$ $(S) \leftarrow ((SP))_7$ $(A) \leftarrow ((SP) + 1)$ $(SP) \leftarrow (SP) + 2$

The content of the memory location whose address is specified by the content of register SP is used to restore the condition flags. The content of the memory location whose address is one more than the content of register SP is moved to register A. The content of register SP is incremented by 2.



SCHOTTKY BIPOLAR 8228

FUNCTIONAL DESCRIPTION

General

The 8228 is a single chip System Controller and Data Bus driver for the 8080 Microcomputer System. It generates all control signals required to directly interface MCS-80™ family RAM, ROM, and I/O components.

Schottky Bipolar technology is used to maintain low delay times and provide high output drive capability to support small to medium systems.

Bi-Directional Bus Driver

An eight bit, bi-directional bus driver is provided to buffer the 8080 data bus from Memory and I/O devices. The 8080A data bus has an input requirement of 3.3 volts (min) and can drive (sink) a maximum current of 1.9mA. The 8228 data bus driver assures that these input requirements will be not only met but exceeded for enhanced noise immunity. Also, on the system side of the driver adequate drive current is available (10mA Typ.) so that a large number of Memory and I/O devices can be directly connected to the bus.

The Bi-Directional Bus Driver is controlled by signals from the Gating Array so that proper bus flow is maintained and its outputs can be forced into their high impedance state (3-state) for DMA activities.

Status Latch

At the beginning of each machine cycle the 8080 CPU issues "status" information on its data bus that indicates the type of activity that will occur during the cycle. The 8228 stores this information in the Status Latch when the \$\overline{STSTB}\$ input goes "low". The output of the Status Latch is connected to the Gating Array and is part of the Control Signal generation.

Gating Array

The Gating Array generates control signals (MEM \overline{R} , MEM \overline{W} , $\overline{I/O}$ \overline{R} , $\overline{I/O}$ \overline{W} and \overline{INTA}) by gating the outputs of the Status Latch with signals from the 8080 CPU (DBIN, \overline{WR} , and HI DA)

The "read" control signals (MEM R, I/O R and INTA) are derived from the logical combination of the appropriate Status Bit (or bits) and the DBIN input from the 8080 CPU.


The "write" control signals ($\overline{\text{MEM W}}$, $\overline{\text{I/O W}}$) are derived from the logical combination of the appropriate Status Bit (or bits) and the $\overline{\text{WR}}$ input from the 8080 CPU.

All Control Signals are "active low" and directly interface to MCS-80 family RAM, ROM and I/O components.

The INTA control signal is normally used to gate the "interrupt instruction port" onto the bus. It also provides a special feature in the 8228. If only one basic vector is needed in the interrupt structure, such as in small systems, the 8228 can automatically insert a RST 7 instruction onto the bus at the proper time. To use this option, simply connect the INTA output of the 8228 (pin 23) to the +12 volt supply through a series resistor (1K ohms). The voltage is sensed internally by the 8228 and logic is "set-up" so that when the DBIN input is active a IRST 7 instruction is gated on to the bus when an interrupt is acknowledged. This feature provides a single interrupt vector with no additional components, such as an interrupt instruction port.

When using CALL as an Interrupt instruction the 8228 will generate an INTA pulse for each of the three bytes.

The BUSEN (Bus Enable) input to the Gating Array is an asynchronous input that forces the data bus output buffers and control signal buffers into their high-impedance state if it is a "one". If BUSEN is a "Eero" normal operation of the data buffer and control signals take place.




INSTRUCTION SET

Summary of Processor Instructions

Mnemonic	Description	D	₇ D		nstrui D ₅ l			D ₂	D ₁	D_0	Clock (2) Cycles	Mnemonic	Description	D ₇	O ₆				Code		D, D _O	Clock [2 Cycles
MOV,1.72	Move register to register	0	1	٥	0		p :	5 5	 3	s	5	RZ.	Return on zero		1	n	0		_	_		
MOV M, r	Move register to memory	0	- 1	1	1) :			s	7	RNZ	Return on no zero	- ;	1	n	0	1	0	0		5/11
MOV r, M	Move memory to register	0	- 1	D	0			1 1	1	0	7	RP	Return on positive	- 1	i	1	1	ő		0		5/11
HLT	Halt	0	- 1	1	1					0	7	8M	Return on minus	- !	1	- !	,	1		0	0	5/11
MVIr	Move immediate register	0	0	0	D			1		0	7	RPE	Return on parity even	í	1	- !			0	0	•	5/11
MVIM	Move immediate memory	0	0	1	- 1	-) 1	1		ō	10	8PC	Return on parity odd	1	1	1	0	1	0	0	0	5/11
INR r	Increment register	0	0	D	0	-) 1	-		ń	5	RST	Restart		- 1	1	0	0	0	0	0	5/11
DCR r	Decrement register	0	Ö	Ď		i		i		i	5	IN		1	1	A	A	A	1	- 1	1	11
INR M	Increment memory	0	0	1	,	-		0		0	10	001	Input Output	1	-1:	0	- 1	- 1	0	1	1	10
DCR M	Decrement memory	0	0	1	- 1			0		i	10	LX/ B		1	1	0	1	0	0	1	1	10
ADD r	Add register to A	- 1	0	0	0	- 1	S	S		s	4	LATE	Load immediate register Pair B & C	0	0	0	0	0	0	0	1	10
ADC r	Add register to A with carry	1	ō	ñ	ō	- 1				S	4	TXLD										
SUB r	Subtract register from A	1	Ď	0	ī	c					4	EXID	Load immediate register	0	0	0	1	0	0	0	1	10
SBB r	Subtract register from A with burrow	1	0	0	1	1					4	LXI H	Pair D & E Load immediate register	0	0	1	0	0	0	0	1	10
ANA r	And register with A	1	0	1	0	0	S	S		c	4	1	Pair H & L									
KRA r	Exclusive Or register with A	,	ŏ	i	0	,	S		-		4	LXISP	Load immediate stack pointer	0	0	1	1	0	0	0	1	10
DRA,	Or register with A	- 1	n	i	1	0					4	PUSH B	Push register Pair B & C on	1	1	0	0	0		0	1	11
CMP r	Compare register with A	i	Ď	i	í	1	S	S	3		4		stack									
ADD M	Add memory to A	- i	0	å	ó	ó	1	1	- 1		4	PUSH D	Push register Pair D & E on	3	1	0	1	0	1	0	1	11
ADC M	Add memory to A with carry	- i	0	0	0	1	- 1	,			,	1 .	stack									
UB M	Subtract memory Irom A	1	n	0	1	0		1			1	PUSH H	Push register Pair H & L on	1	1	1	0	0	1	0	1	11
	Subtract memory from A	i	0	0	1	1	- !	1	1			İ	stack									
	with burrow		U	U	- 1	,	- 1	1	ŧ	1	1	PUSH PSW	Push A and Flags	1	11	1	1	0	1	0	1	11
ANA M	And memory with A	1	0	1	0	0							on stack									
	Exclusive Or memory with A	1	0			1	. !	- 1	- (1	POP B	Pop register pair B & C off	1	1	0	0	0	0	0	1	10
	Or memory with A	,	0	1	0		1	1	0		1		stack									
	Compare memory with A	1	0			0		1	0		1	POPD	Pop register pair D & E off	1	1	0	1	0	0	0	1	16
	Add immediate to A	i.	1	1	1	1	1	1	0		7		stack									
	Add immediate to A with			0	0	0	- 1	1	0		1	POP H	Pop register pair H & L off	1	1	1	0	0	0	0	1	10
	carry	1	1	0	0	1	1	1	0		1		stack									
	Subtract immediate from A	1										POP PSW	Pop A and Flags	1	1 :	1	1	0	0	0	1	10
	Subtract immediate from A	1	1	0	!	0		1	0		1		off stack									
	with borrow	,	1	0	1	1	1	- 1	0		I	STA	Store A direct	0	0	1	1	0	0	1	0	13
												LDA	Load A direct	0	0 -	1	1	1	0	1	Ó	13
	And immediate with A Exclusive Or immediate with	1	1	1	0	0	- 1	1	0		7	XCHG	Exchange D & E, H & L	1	1	1	0	1	0	1	1	4
	A CIUSIVE UT IMMEDIATE WITH			1	0	1	1	- 1	0		7		Registers									
	Or immediate with A											XTHL	Exchange top of stack, H & L	1	1	1	0	0	0	1	1	18
	Compare immediate with A		1	1	1	0	1	- 1	0		1	SPHL	H & L to stack pointer	1	1	1	1	1	Ö	0	1	5
	Rotate A left	1	1	1	1	1	- 1	- 1	0		1	PCHL	H & L to program counter	1	1	1	0	1	0	ō	1	5
		0	0	0	0	0	- 7	- 1	- 1		4	DADB	Add B & C to H & L	0	0	0	0	1	Ó	o	1	10
	Rotate A right	0	0	0	0	1	3	1	1		4	DAD D	Add D & E to H & L		0	0	i	,	ő	ň	i	10
	Rotate A left through carry	0	0	0	1	0	1	1	1		4	DADH	Add H & L to H & L	ò	0	1	0	1	ō	ñ	i	10
	Rotate A right through	0	0	9	1	1	- 1	- 1	1		4	DAD SP	Add stack pointer to H & L		ō	i	i	í	ō	ŏ	i	10
	carry											STAXB	Store A indirect		ō i	ò	n	ò	ō	1	ò	7
	Jump unconditional	1	1	G	0	0	0	1	1		10	STAX D	Store A indirect		0	ō	1	0	0	í	n	7
	Jump on carry	- 1	1	0	1	1	0	- 1	0		10	LDAXB	Load A indirect		a i	0	'n	1	0	í	n	,
	Jump on no carry	1	1	0	1	0	0	1	0		10	LDAXD	Load A indirect		n I	n	1	,	0	i	0	7
	Jump on zero	1	1	0	0	1	0	1	0		10	(NXB	Increment B & C registers		0	0	ė	ò	n	1	1	5
	Jump on no zero	1	1	0	0	0	0	1	0		10	INXD	increment D & E registers		0	0	1	0	0	i	i	5
	Jump on positive	1	1	1	1	0	0	1	0		10	INXH	Increment H & L registers		0 1	1	Ď	0	0	1		
	Jump on minus	1	1	1	1	1	0	1	0		10	INX SP	Increment stack pointer		0	i	1			,	1	5
PE .	Jump on parity even	1	1	1	0	1	0	1	0		10	DEXB	Decrement B & C		0	0	0	0	0		1	5
	Jump on parity odd	1	1	1	0	0	0	1	0		10	DCXD	Decrement D & E		o i					!	1	5
	Call unconditional	1	1	0	0	1	1	0	1		17	DCXH	Decrement H & L			0	1	1	0	!	1	5
	Call on carry	1	1	0	1	1	1	0	0	1	1/17	DCX SP	Decrement stack pointer		0	1	0	1	U	1	1	5
NC I	Call on no carry	1	1	0	1	0	1	0	ā	- 1	1/17	CMA	Complement Stack pointer		0	1	0	1	0	1	1	5
	Call on zero	1	1	0	0	1	1	0	0		1/17							1	!	!	1	4
	Call on no zero	1	1	ō	ŏ	ò	i	ō	ŏ		1/17		Set carry Complement carry		0	1	1	0	1	1	1	4
	Call on positive	1	1	1	ī	0	i	Ď	0		1/17		Decimal adjust A		0	!	1	1	1	!	!	4
	Call on minus	1	i	i	1	1	i	ŏ	0		1/17					1	0	0	1	1	1	4
	Call on parity even	i	i	í	ò	í	í	ő	0		1/17		Store H & L direct		0	1	0	0	0	1	0	16
20 (Call on parity odd		i	í	ō	ò	i	0	0		1/17		Load H & L direct		0	1	0	1	0	!	0	16
ET F	Return		í	ò	0	ĭ	ò	Ö	1		10		Enable Interrupts		1	1	1		0	1	1	4
	Return on carry	1	1	0	1	i	0	Ö	ò		/11		Disable interrupt		1					1	1	4
	Return on no carry		i	ŏ	i	ò	0	ō	0		/11	NUP	No-operation	0 1	0	0	Û	0	0	0	0	4

NOTES: 1. DDD or SSS -000 B -001 C -010 D -011 E -100 H -101 L -110 Memory -111 A. 2. Two possible cycle times, (5/11) indicate instruction cycles dependent on condition flags.

SCHOTTKY BIPOLAR 8228




8080A CPU Standard Interface

inte puter systems

CPU Group

8224 8080A-1 8228 8080A-2 8080A M8080-A



SILICON GATE MOS 8080 A

8080A FUNCTIONAL PIN DEFINITION

The following describes the function of all of the 8080A I/O pins. Several of the descriptions refer to internal timing periods.

A₁₅.A₀ (output three-state)

ADDRESS BUS; the address bus provides the address to memory (up to 64K 8-bit words) or denotes the I/O device number for up to 256 input and 256 output devices. Ao is the least significant address bit

D₇-D₀ (input/output three-state)

DATA BUS; the data bus provides bi-directional communication between the CPU, memory, and I/O devices for instructions and data transfers. Also, during the first clock cycle of each machine cycle, the 8080A outputs a status word on the data bus that describes the current machine cycle, D₀ is the least significant bit.

SYNC (output)

SYNCHRONIZING SIGNAL; the SYNC pin provides a signal to indicate the beginning of each machine cycle.

DBIN (output)

DATA BUS IN; the DBIN signal indicates to external circuits that the data bus is in the input mode. This signal should be used to enable the gating of data onto the 8080A data bus from memory or I/O.

READY (input)

READY; the READY signal indicates to the 8080A that valid memory or input data is available on the 8080A data bus. This signal is used to synchronize the CPU with slower memory or I/O devices. If after sending an address out the 8080A does not receive a READY input, the 8080A will enter a WAIT state for as long as the READY line is low. READY can also be used to single step the CPU.

WAIT (output)

WAIT; the WAIT signal acknowledges that the CPU is in a WAIT state

WR (output)

WRITE; the \overline{WR} signal is used for memory WRITE or I/O output control. The data on the data bus is stable while the \overline{WR} signal is active low (\overline{WR} = 0).


HOLD (input)

HOLD; the HOLD signal requests the CPU to enter the HOLD state. The HOLD state allows an external device to gain control of the 8080A address and data bus as soon as the 8080A has completed its use of these buses for the current machine cycle. It is recognized under the following conditions:

- the CPU is in the HALT state.
- the CPU is in the T2 or TW state and the READY signal is active.
 As a result of entering the HOLD state the CPU ADDRESS BUS (A₁₅-A₀) and DATA BUS (D₇-D₀) will be in their high impedance state. The CPU acknowledges its state with the HOLD ACKNOWLEDGE (HLDA) pin.

HLDA (output)

HOLD ACKNOWLEDGE; the HLDA signal appears in response to the HOLD signal and indicates that the data and address bus



Pin Configuration

will go to the high impedance state. The HLDA signal begins at:

- T3 for READ memory or input
- The Clock Period following T8 for WRITE memory or OUT-PUT operation.

In either case, the HLDA signal appears after the rising edge of ϕ_1 and high impedance occurs after the rising edge of ϕ_2 .

INTE (output)

INTERRUPT ENABLE; indicates the content of the internal interrupt enable flip/flop. This flip/flop may be set or reset by the Enable and Disable Interrupt instructions and inhibits interrupts from being accepted by the CPU when it is reset. It is automatically reset (disabling further interrupts) at time T1 of the instruction fetch cycle (M1) when an interrupt is accepted and is also reset by the RESET signal.

INT (input)

INTERRUPT REQUEST; the CPU recognizes an interrupt request on this line at the end of the current instruction or while halted. If the CPU is in the HOLD state or if the Interrupt Enable flip/flop is reset it will not honor the request.

RESET (input)[1]

RESET; while the RESET signal is activated, the content of the program counter is cleared. After RESET, the program will start at location 0 in memory. The INTE and HLDA flip/flops are also reset. Note that the flags, accumulator, stack pointer, and registers are not cleared.

- Vss Ground Reference
- V_{DD} +12 ± 5% Volts.
- Vcc +5 ± 5% Volts.
- V_{BB} -5 ±5% Volts (substrate bias).

 ϕ_1 , ϕ_2 2 externally supplied clock phases. (non TTL compatible)



Schottky Bipolar 8224

CLOCK GENERATOR AND DRIVER FOR 8080A CPU

- Single Chip Clock Generator/Driver for 8080A CPU
 Power-Up Reset for CPU
- Ready Synchronizing Flip-Flop
- Advanced Status Strobe
- Oscillator Output for External System Timing
- Crystal Controlled for Stable System Operation
- Reduces System Package Count

The 8224 is a single chip clock generator/driver for the 8080A CPU. It is controlled by a crystal, selected by the designer, to meet a variety of system speed requirements.


Also included are circuits to provide power-up reset, advance status strobe and synchronization of ready.

The 8224 provides the designer with a significant reduction of packages used to generate clocks and timing for 8080A.

PIN CONFIGURATION

XTAL 1 RDYIN XTAL 2 φ₂ (TTL) Ø1 STSTB

BLOCK DIAGRAM



PIN NAMES

RESIN	RESET INPUT
RESET	RESET OUTPUT
RDYIN	READY INPUT
READY	READY OUTPUT
SYNC	SYNC INPUT
STSTB	STATUS STB (ACTIVE LOW)
Φì	9080
62	CLOCKE

V _{DD}	+12V					
Vcc	+5V					
φ ₂ (TTL)	φ ₂ CLK (TTL LEVEL)					
osc	OSCILLATOR OUTPUT					
TANK	USED WITH OVERTONE XTAI					
XTAL 2	FOR CRYSTAL					
XTAL 1	CONNECTIONS					


SILICON GATE MOS 8080A

A.C. CHARACTERISTICS $T_{A}=0^{\circ}\text{C to }70^{\circ}\text{C},\ V_{DD}=+12\text{V}\pm5\%,\ V_{CC}=+5\text{V}\pm5\%,\ V_{BB}=-5\text{V}\pm5\%,\ V_{SS}=0\text{V},\ \text{Unless Otherwise Noted}$

Symbol	Parameter	Min.	Max.	Unit		Test Condition
t _{CY} [3]	Clock Period	0.48	2.0	μsec		
t _r , t _f	Clock Rise and Fall Time	0	50	nsec	1	
t _{ø1}	φ ₁ Pulse Width	60		nsec	1	
t _{ø2}	φ ₂ Pulse Width	220		n sec	1	
t _{D1}	Delay ϕ_1 to ϕ_2	0		n sec	1	
t _{D2}	Delay ϕ_2 to ϕ_1	70		n sec	1	
t _{D3}	Delay ϕ_1 to ϕ_2 Leading Edges	80		nsec	1	
t _{DA} [2]	Address Output Delay From ϕ_2		200	nsec	171.	
t _{DD} [2]	Data Output Delay From ϕ_2		220	n sec	c	L = 100pf
t _{DC} [2]	Signal Output Delay From ϕ_1 , or ϕ_2 (SYNC, \overline{WR} , WAIT, HLDA)		120	nsec	¹≒	
t _{DF} [2]	DBIN Delay From ϕ_2	25	140	n sec	Hc	_ = 50pf
t _{DI} [1]	Delay for Input Bus to Enter Input Mode		t _{DF}	n sec		
t _{DS1}	Data Setup Time During ϕ_1 and DBIN	30		nsec		

TIMING WAVEFORMS [14]

(Note: Timing measurements are made at the following reference voltages: CLOCK "1" = 8.0V "0" = 1.0V; INPUTS "1" = 3.3V, "0" = 0.8V; OUTPUTS "1" = 2.0V, "0" = 0.8V.)



SCHOTTKY BIPOLAR 8224

STSTB (Status Strobe)


At the beginning of each machine cycle the 8080A CPU is sues status information on its data bus. This information tells what type of action will take place during that machine cycle. By bringing in the SYNC signal from the CPU, and gating it with an internal timing signal (\$1A), an active low strobe can be derived that occurs at the start of each machine cycle at the earliest possible moment that status data is stable on the bus. The \$TSTB signal connects directly to the 8228 System Controller.

The power-on Reset also generates \overline{STSTB}_* , but of course, for a longer period of time. This feature allows the 8228 to be automatically reset without additional pins devoted for this function.

Power-On Reset and Ready Flip-Flops


A common function in 8080A Microcomputer systems is the generation of an automatic system reset and start-up upon initial power-on. The 8224 has a built in feature to accomplish this feature.

An external RC network is connected to the \overline{RESIN} input. The slow transition of the power supply rise is sensed by an internal Schmitt Trigger. This circuit converts the slow transition into a clean, fast edge when its input level reaches a predetermined value. The output of the Schmitt Trigger is connected to a "D" type flip-flop that is clocked with $\phi 2D$ (an internal timing signal). The flip-flop is synchronously reset and an active high level that complies with the 8080A input spec is generated. For manual switch type system Reset circuits, an active low switch closing can be connected to the \overline{RESIN} input in addition to the power-on RC net-network.



The READY input to the 8080A CPU has certain timing specifications such as "set-up and hold" thus, an external synchronizing flip-flop is required. The 8224 has this feature built-in. The RDYIN input presents the asynchronous "wait request" to the "D" type flip-flop. By clocking the flip-flop with \$2D, a synchronized READY signal at the correct input level, can be connected directly to the 8080A.

The reason for requiring an external flip-flop to synchronize the "wait request" rather than internally in the 8880 CPU is that due to the relatively long delays of MOS logic such an implementation would "rob" the designer of about 200ns during the time his logic is determining if a "wait" is necessary. An external bipolar circuit built into the clock generator eliminates most of this delay and has no effect on component count.



SILICON GATE MOS 8080 A

INSTRUCTION SET

The accumulator group instructions include arithmetic and logical operators with direct, indirect, and immediate addressing modes.

Move, load, and store instruction groups provide the ability to move either 8 or 16 bits of data between memory, the six working registers and the accumulator using direct, indirect, and immediate addressing modes.

The ability to branch to different portions of the program is provided with jump, jump conditional, and computed jumps. Also the ability to call to and return from subroutines is provided both conditionally and unconditionally. The RESTART (or single byte call instruction) is useful for interrupt vector operation.

Double precision operators such as stack manipulation and double add instructions extend both the arithmetic and interrupt handling capability of the 8080A. The ability to

increment and decrement memory, the six general registers and the accumulator is provided as well as extended increment and decrement instructions to operate on the register pairs and stack pointer. Further capability is provided by the ability to rotate the accumulator left or right through or around the carry bit.

Input and output may be accomplished using memory addresses as I/O ports or the directly addressed I/O provided for in the 8080A instruction set.

The following special instruction group completes the 8080A instruction set: the NOP instruction, HALT to stop processor execution and the DAA instructions provide decimal arithmetic capability. STC allows the carry flag to be directly set, and the CMC instruction allows it to be complemented. CMA complements the contents of the accumulator and XCHG exchanges the contents of two 16-bit register pairs directly.

Data and Instruction Formats

Data in the 8080A is stored in the form of 8-bit binary integers. All data transfers to the system data bus will be in the same format.

The program instructions may be one, two, or three bytes in length. Multiple byte instructions must be stored in successive words in program memory. The instruction formats then depend on the particular operation executed.

One Byte Instructions

D₇ D₆ D₅ D₄ D₃ D₂ D₁ D₀ OP CODE

TYPICAL INSTRUCTIONS

Register to register, memory reference, arithmetic or logical, rotate, return, push, pop, enable or disable Interrupt instructions

Two Byte Instructions

 D₇
 D₆
 D₅
 D₄
 D₃
 D₂
 D₁
 D₀
 OP CODE

 D₇
 D₆
 D₅
 D₄
 D₃
 D₂
 D₁
 D₀
 OPERAND

Immediate mode or I/O instructions

Three Byte Instructions

 D7
 D6
 D5
 D4
 D3
 D2
 D1
 D0
 OP CODE

 D7
 D6
 D5
 D4
 D3
 D2
 D1
 D0
 LOW ADDRESS OR OPERAND 1

Jump, call or direct load and store

TAND I

D₇ D₆ D₅ D₄ D₃ D₂ D₁ D₀ HIGH ADDRESS OR OPERAND 2

For the 8080A a logic "1" is defined as a high level and a logic "0" is defined as a low level.



Schottky Bipolar 8228

SYSTEM CONTROLLER AND BUS DRIVER FOR 8080A CPU


- Single Chip System Control for MCS-80 Systems
- Built-in Bi-Directional Bus Driver for Data Bus Isolation
- Allows the use of Multiple Byte Instructions (e.g. CALL) for Interrupt Acknowledge
- User Selected Single Level Interrupt Vector (RST 7)
- 28 Pin Dual In-Line Package
- Reduces System Package Count

The 8228 is a single chip system controller and bus driver for MCS-80. It generates all signals required to directly interface MCS-80 family RAM, ROM, and I/O components.

A bi-directional bus driver is included to provide high system TTL fan-out. It also provides isolation of the 8080 data bus from memory and I/O. This allows for the optimization of control signals, enabling the systems deisgner to use slower memory and I/O. The isolation of the bus driver also provides for enhanced system noise immunity.

A user selected single level interrupt vector (RST 7) is provided to simplify real time, interrupt driven, small system requirements. The 8228 also generates the correct control signals to allow the use of multiple byte instructions (e.g., CALL) in response to an INTERRUPT ACKNOWLEDGE by the 8080A. This feature permits large, interrupt driven systems to have an unlimited number of interrupt levels.

The 8228 is designed to support a wide variety of system bus structures and also reduce system package count for cost effective, reliable, design of the MCS-80 systems.



intel

Silicon Gate MOS 8080 A-1

SINGLE CHIP 8-BIT N-CHANNEL MICROPROCESSOR


The 8080A is functionally and electrically compatible with the Intel® 8080.

- TTL Drive Capability
- = 1.3 μs Instruction Cycle
- Powerful Problem Solving Instruction Set
- Six General Purpose Registers and an Accumulator
- Sixteen Bit Program Counter for Directly Addressing up to 64K Bytes of Memory
- Sixteen Bit Stack Pointer and Stack Manipulation Instructions for Rapid Switching of the Program Environment
- Decimal, Binary and Double Precision Arithmetic
- **Ability to Provide Priority Vectored** Interrupts
- 512 Directly Addressed I/O Ports


The Intel® 8080A is a complete 8-bit parallel central processing unit (CPU). It is fabricated on a single LSI chip using Intel's n-channel silicon gate MOS process. This offers the user a high performance solution to control and processing applications.


n-channel silicon gate MOS process. This offers the user a high performance solution to control and processing applications. The 8080A contains six 8-bit general purpose working registers and an accumulator. The six general purpose registers may be addressed individually or in pairs providing both single and double precision operators. Arithmetic and logical instructions set or reset four testable flags. A fifth flag provides decimal arithmetic operation.

The 8080A has an external stack feature wherein any portion of memory may be used as a last in/first out stack to store/ retrieve the contents of the accumulator, flags, program counter and all of the six general purpose registers. The sixteen bit stack pointer controls the addressing of this external stack. This stack gives the 8080A the ability to easily handle multiple level priority interrupts by rapidly storing and restoring processor status. It also provides almost unlimited subroutine nesting. This microprocessor has heen designed to simplify systems design. Separate 16-line address and 8-line bi-directional data. This microprocessor has been designed to simplify systems design. Separate 16-line address and 8-line bid-frectional data busses are used to facilitate easy interface to memory and I/O. Signals to control the interface to memory and I/O are provided directly by the 8080A. Ultimate control of the address and data busses resides with the HOLD signal, It provides the ability to suspend processor operation and force the address and data busses into a high impedance state. This permits OR-tying these busses with other controlling devices for (DMA) direct memory access or multi-processor operation.



SCHOTTKY BIPOLAR 8228






SILICON GATE MOS 8080A-1

A.C. CHARACTERISTICS CAUTION: When operating the 8080A-1 at or new full speed, care must be taken to assure precise timing comparishility between 8080A-1, 8224 and 8228. $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{DD} = +12V \pm 5\%$, $V_{CC} = +5V \pm 5\%$, $V_{BB} = -5V \pm 5\%$, $V_{SS} = 0V$, Unless Otherwise Noted

Symbol	Parameter	Min.	Max.	Unit	Test Condition
t _{CY} [3]	Clock Period	.32	2.0	μsec	
t _r , t _f	Clock Rise and Fall Time	0	25	nsec	
t _{ø1}	φ ₁ Pulse Width	50		nsec	
t _{ø2}	φ ₂ Pulse Width	145		nsec	
t _{D1}	Delay ϕ_1 to ϕ_2	0		n sec	,
t _{D2}	Delay ϕ_2 to ϕ_1	60		nsec	
t _{D3}	Delay ϕ_1 to ϕ_2 Leading Edges	60		n sec	
t _{DA} [2]	Address Output Delay From ϕ_2		150	nsec	0 - 50-6
t _{DD} [2]	Data Output Delay From ϕ_2		180	nsec	C _L = 50pf
t _{DC} [2]	Signal Output Delay From ϕ_1 , or ϕ_2 (SYNC, WR, WAIT, HLDA)		110	nsec]
t _{DF} [2]	DBIN Delay From ϕ_2	25	130	nsec	- C _L = 50pf
t _{DI} [1]	Delay for Input Bus to Enter Input Mode		tDF	nsec	
t _{DS1}	Data Setup Time During ϕ_1 and DBIN	10		nsec	1

TIMING WAVEFORMS ^[14]
(Note: Timing measurements are made at the following reference voltages: CLOCK "1" = 8.0V "0" = 1.0V; INPUTS "1" = 3.3V, "0" = 0.8V; OUTPUTS "1" = 2.0V, "0" = 0.8V.)



SCHOTTKY BIPOLAR 8228

D.C. Characteristics $T_A = 0^{\circ}C$ to $70^{\circ}C$; $V_{CC} = 5V \pm 5\%$.

			Limits			
Symbol	Parameter	Min.	Typ.[1]	Max.	Unit	Test Conditions
Vc	Input Clamp Voltage, All Inputs		.75	-1.0	٧	V _{CC} =4.75V; I _C =-5mA
le	Input Load Current, STSTB			500	μΑ	V _{C¢} = 5.25V
	D ₂ & D ₆			750	μΑ	V _F = 0.45V
	D ₀ , D ₁ , D ₄ , D ₅ , & D ₇			250	μА	
	All Other Inputs			250	μΑ	
I _R	Input Leakage Current STSTB			100	μА	V _{CC} = 5.25 V
	DB ₀ -DB ₇			20	μΑ	V _R = 5.25V
	All Other Inputs			100	μΑ	
V _{TH}	Input Threshold Voltage, All Inputs	0.8		2.0	V	V _C ¢ = 5V
lcc	Power Supply Current		140	190	mA	V _{CC} =5.25V
V _{OL}	Output Low Voltage, D ₀ -D ₇			.45	v	V _{C¢} =4.75V; I _{OL} =2mA
	All Other Outputs			.45	٧	I _{OL} = 10mA
V _{OH}	Output High Voltage, D ₀ -D ₇	3.6	3.8		V	V _{C¢} =4.75V; l _{OH} =-10μΑ
	All Other Outputs	2.4			٧	I _{OH} = -1mA
los	Short Circuit Current, All Outputs	15		90	mA	V _{C¢} =5V
I _{O (off)}	Off State Output Current, All Control Outputs			100	μΑ	V _{CC} =5.25V; V _O =5.25
				-100	μΑ	V _O =.45V
INT	INTA Current			5	mA	(See Figure below)

Note 1: Typical values are for T_A = 25°C and nominal supply voltages.


Capacitance This parameter is periodically sampled and not 100% tested.

Symbol	Parameter	Min.	Typ.[1]	Max.	Unit
CIN	Input Capacitance		8	12	pF
Cour	Output Capacitance Control Signals		7	15	рF
1/0	I/O Capacitance (D or DB)		8	15	pF

TEST CONDITIONS: $V_{BIAS} = 2.5V$, $V_{CC} = 5.0V$, $T_A = 25^{\circ}C$, f = 1 MHz.

Note 2: For D_0 - D_7 : R_1 = $4K\Omega$, R_2 = $\infty\Omega$, C_L = 25pF. For all other outputs: R_1 = 500Ω , R_2 = $1K\Omega$, C_L = 100pF.





INTA Test Circuit (for RST 7)



Silicon Gate MOS 8080 A-2


SINGLE CHIP 8-BIT N-CHANNEL MICROPROCESSOR

The 8080A is functionally and electrically compatible with the Intel® 8080.

- TTL Drive Capability
- 1.5 μs Instruction Cycle
- Powerful Problem Solving Instruction Set
- Six General Purpose Registers and an Accumulator
- Sixteen Bit Program Counter for Directly Addressing up to 64K Bytes of Memory
- Sixteen Bit Stack Pointer and Stack Manipulation Instructions for Rapid Switching of the Program Environment
- Decimal, Binary and Double Precision Arithmetic
- Ability to Provide Priority Vectored Interrupts
- 512 Directly Addressed I/O Ports

The Intel® 8080A is a complete 8-bit parallel central processing unit (CPU). It is fabricated on a single LSI chip using Intel's n-channel silicon gate MOS process. This offers the user a high performance solution to control and processing applications. The 8080A contains six 8-bit general purpose working registers and an accumulator. The six general purpose registers may be addressed individually or in pairs providing both single and double precision operators. Arithmetic and logical instructions set or reset four testable flags. A fifth flag provides decimal arithmetic operation.

or reset four testable flags. A fifth flag provides decimal arithmetic operation. The 8080A has an external stack feature wherein any portion of memory may be used as a last in/first out stack to store/retrieve the contents of the accumulator, flags, program counter and all of the six general purpose registers. The sixteen bit stack pointer controls the addressing of this external stack. This stack gives the 8080A the ability to easily handle multiple level priority interrupts by rapidly storing and restoring processor status. It also provides almost unlimited subroutine nesting. This microprocessor has been designed to simplify systems design. Separate 16-line address and 8-line bi-directional data busses are used to facilitate easy interface to memory and I/O. Signals to control the interface to memory and I/O are provided directly by the 8080A. Ultimate control of the address and data busses resides with the HOLD signal. It provides the ability to suspend processor operation and force the address and data busses into a high impedance state. This permits OR-tying these busses with other controlling devices for (DMA) direct memory access or multi-processor operation.





Silicon Gate MOS 8080 A


SINGLE CHIP 8-BIT N-CHANNEL MICROPROCESSOR

The 8080A is functionally and electrically compatible with the Intel® 8080.

- TTL Drive Capability
- 2 µs Instruction Cycle
- Powerful Problem Solving Instruction Set
- Six General Purpose Registers and an Accumulator
- Sixteen Bit Program Counter for Directly Addressing up to 64K Bytes of Memory
- Sixteen Bit Stack Pointer and Stack Manipulation Instructions for Rapid Switching of the Program Environment
- Decimal, Binary and Double Precision Arithmetic
- Ability to Provide Priority Vectored Interrupts
- 512 Directly Addressed I/O Ports

The Intel® 8080A is a complete 8-bit parallel central processing unit (CPU). It is fabricated on a single LSI chip using Intel's n-channel silicon gate MOS process. This offers the user a high performance solution to control and processing applications. The 8080A contains six 8-bit general purpose working registers and an accumulator. The six general purpose registers may be addressed individually or in pairs providing both single and double precision operators. Arithmetic and logical instructions set or reset four testable flags. A fifth flag provides decimal arithmetic operation.

The 8080A has an external stack feature wherein any portion of memory may be used as a last in/first out stack to store/ retrieve the contents of the accumulator, flags, program counter and all of the six general purpose registers. The sixteen bit stack pointer controls the addressing of this external stack. This stack gives the 8080A the ality to easily handle multiple level priority interrupts by rapidly storing and restoring processor status. It also provides almost unil mitted subroutine nesting. This microprocessor has been designed to simplify systems design. Separate 16-line address and 8-line bi-directional data buses are used to facilitate easy interface to memory and I/O. Signals to control the interface td memory and I/O are provided directly by the 8080A. Ultimate control of the address and data busses resides with the HQLD signal. It provides the ability to suspend processor operation and force the address and data buses into a high impedanse state. This primits ORtying these busses with other controlling devices for (DMA) direct memory access or multi-processor operation.




SILICON GATE MOS 8080A-2

A.C. CHARACTERISTICS $T_{A}=0^{\circ}\text{C to }70^{\circ}\text{C, V}_{DD}=+12\text{V}\pm5\%, \text{ V}_{CC}=+5\text{V}\pm5\%, \text{ V}_{BB}=-5\text{V}\pm5\%, \text{ V}_{SS}=0\text{V, Unless Otherwise Noted}$

Symbol	Parameter	Min.	Max.	Unit	Test Condition
t _{CY} [3]	Clock Period	.38	2.0	μsec	
t _r , t _f	Clock Rise and Fall Time	0	50	nsec	1
t _{ø1}	φ ₁ Pulse Width	60		nsec	1
t _{ø2}	φ ₂ Pulse Width	175		nsec	
t _{D1}	Delay ϕ_1 to ϕ_2	0		n sec	
t _{D2}	Delay ϕ_2 to ϕ_1	70		nsec	
t _{D3}	Delay ϕ_1 to ϕ_2 Leading Edges	70		nsec	1
t _{DA} [2]	Address Output Delay From ϕ_2		175	nsec	17.
t _{DD} [2]	Data Output Delay From ϕ_2		200	nsec	- C _L = 100pf
t _{DC} [2]	Signal Output Delay From ϕ_1 , or ϕ_2 (SYNC, $\overline{\text{WR}}$, WAIT, HLDA)		120	nsec	17
t _{DF} [2]	DBIN Delay From ϕ_2	25	140	n sec	- C _L = 50pf
t _{DI} [1]	Delay for Input Bus to Enter Input Mode		tDF	nsec	1
t _{DS1}	Data Setup Time During ϕ_1 and DBIN	20		nsec	1
		I			1

TIMING WAVEFORMS [14]

(Note: Timing measurements are made at the following reference voltages: CLOCK "1" = 8.0V "0" = 1.0V; INPUTS "1" = 3.3V, "0" = 0.8V; OUTPUTS "1" = 2.0V, "0" = 0.8V.)



SILICON GATE MOS 8080 A

ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias 0°C to +70°C	С
Storage Temperature65°C to +150°C	С
All Input or Output Voltages	
With Respect to V _{BB} 0.3V to +20V	V
V _{CC} , V _{DD} and V _{SS} With Respect to V _{BB} -0.3V to +20V	٧
Power Dissipation 1.5V	۷

*COMMENT: Stresses above those listed under "Absolute Maxi-mum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the de-vice at these or any other conditions above those indicated in the operational sections of this specification is not implied. Ex-posure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS


 T_{A} = 0°C to 70°C, V_{DD} = +12V ± 5%, V_{CC} = +5V ± 5%, V_{BB} = -5V ± 5%, V_{SS} = 0V, Unless Otherwise Noted.


Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Condition
V _{ILC}	Clock Input Low Voltage	V _{SS} -1		V _{SS} +0.8	٧	
V _{IHC}	Clock Input High Voltage	9.0		V _{DD} +1	٧	
V _{IL}	Input Low Voltage	V _{SS} -1		V _{SS} +0.8	٧	
V _{IH}	Input High Voltage	3.3		V _{CC} +1	٧	
VoL	Output Low Voltage			0.45	٧	IOL = 1.9mA on all outputs,
V _{OH}	Output High Voltage	3.7			V	$\int_{OH} = -150\mu A.$
IDD (AV)	Avg. Power Supply Current (V _{DD})		40	70	mA	1
Icc (AV)	Avg. Power Supply Current (V _{CC})		60	80	mA	Operation Toy = .48 µsec
IBB (AV)	Avg. Power Supply Current (V _{BB})		.01	1	mA] "0"
liL	Input Leakage			±10	μΑ	V _{SS} ≤ V _{IN} ≤ V _{CC}
I _{CL}	Clock Leakage			±10	μΑ	V _{SS} ≤ V _{CLOCK} ≤ V _{DD}
1 _{DL} [2]	Data Bus Leakage in Input Mode			-100 -2.0	μA mA	$V_{SS} \le V_{IN} \le V_{SS} + 0.8V$ $V_{SS} + 0.8V \le V_{IN} \le V_{CC}$
IFL	Address and Data Bus Leakage During HOLD			+10	μА	V _{ADDR/DATA} = V _{CC} V _{ADDR/DATA} = V _{SS} + 0.45V

CAPACITANCE T_A = 25°C V_{CC} = V_{DD} = V_{SS} = 0V, V_{BB} = -5V

Symbol	Parameter	Тур.	Max.	Unit	Test Condition
C _φ	Clock Capacitance	17	25	pf	f _c = 1 MHz
CIN	Input Capacitance	6	10	pf	Unmeasured Pins
C _{OUT}	Output Capacitance	10	20	pf	Returned to V _{SS}

- 1. The RESET signal must be active for a minimum of 3 clock cycles. 2. When DBIN is high and $V_{\rm IN} > V_{\rm IM}$ an internal active pull up will be switched onto the Data Bus. 3. ΔI supply $I/\Delta T_{\rm A} = -0.45\%^2 C$.





·			
	1		
	-		
		and the same of th	
		ALIMANA	
		:	
		:	
	:		

SILICON GATE MOS 8080A

A.C. CHARACTERISTICS (Continued)

D7.D0

DBIN

READY

WAIT HOLD HLDA INT

INTE

 $T_{A} = 0^{\circ}C \text{ to } 70^{\circ}C, \ V_{DD} = +12V \pm 5\%, \ V_{CC} = +5V \pm 5\%, \ V_{BB} = -5V \pm 5\%, \ V_{SS} = 0V, \ Unless \ Otherwise \ Noted$


Symbol	Parameter	Min.	Max.	Unit	Test Condition
t _{DS2}	Data Setup Time to ϕ_2 During DBIN	150		nsec	C _L = 50pf
t _{DH} [1]	Data Hold Time From ϕ_2 During DBIN	[1]		nsec	
t _{IE} [2]	INTE Output Delay From ϕ_2		200	nsec	
t _{RS}	READY Setup Time During ϕ_2	120		nsec	
t _{HS}	HOLD Setup Time to φ ₂	140		nsec	
t _{IS}	INT Setup Time During ϕ_2 (During ϕ_1 in Halt Mode)	120		nsec	
t _H	Hold Time From ϕ_2 (READY, INT, HOLD)	0		n sec	1
t _{FD}	Delay to Float During Hold (Address and Data Bus)		120	nsec	1
t _{AW} [2]	Address Stable Prior to WR	[5]		n sec	17
t _{DW} [2]	Output Data Stable Prior to WR	[6]		n sec	1
t _{WD} [2]	Output Data Stable From WR	[7]		n sec	C _L =100pf: Address, Data C _L =50pf: WR, HLDA, DBIN
t _{WA} [2]	Address Stable From WR	[7]		n sec	
t _{HF} [2]	HLDA to Float Delay	[8]		n sec	
t _{WF} [2]	WR to Float Delay	[9]	<u> </u>	nsec	1
t _{AH} [2]	Address Hold Time After DBIN During HLDA	-20		n sec	1




NOTES:

1. Data input should be enabled with DBIN status. No bus conflict can then occur and data hold time is assured.
1DH = 50 ns or 1DF, whichever is less.

2. Load Circuit.







- 4. The following are relevant when interfacing the 8080A to devices having V | H = 3.3V:

 a) Maximum output rise time from .8V to 3.3V = 100ns @ CL = SPEC.
 b) Output delay when measured to 3.0V = SPEC +60ns @ CL = SPEC.
 c) If CL = SPEC. and fanish if IC > GspEC subtract. 3ns/pF (from modified delay) if CL < CspEC.
 c) If CL = SPEC. and fanish if IC > GspEC subtract. 3ns/pF (from modified delay) if CL < CspEC.
 c) If ICL = SPEC. and fanish if ICL > GspEC subtract. 3ns/pF (from modified delay) if CL < CspEC.
 c) If ICL = SPEC. and fanish if ICL > GspEC subtract. 3ns/pF (from modified delay) if CL < CspEC.
 c) If ICL = SPEC. and fanish if ICL > GspEC subtract. 3ns/pF (from modified delay) if CL < CspEC.
 c) IV = TO 3 + To 3 + To 3 + To 2 + To 3 + To 2 + To 3 + To

SILICON GATE MOS M8080A

INSTRUCTION SET

The accumulator group instructions include arithmetic and logical operators with direct, indirect, and immediate addressing modes.

Move, load, and store instruction groups provide the ability to move either 8 or 16 bits of data between memory, the six working registers and the accumulator using direct, indirect, and immediate addressing modes.

The ability to branch to different portions of the program is provided with jump, jump conditional, and computed jumps. Also the ability to call to and return from subroutines is provided both conditionally and unconditionally. The RESTART (or single byte call instruction) is useful for interrupt vector operation.

Double precision operators such as stack manipulation and double add instructions extend both the arithmetic and interrupt handling capability of the M8080A. The ability to

increment and decrement memory, the six general registers and the accumulator is provided as well as extended increment and decrement instructions to operate on the register pairs and stack pointer. Further capability is provided by the ability to rotate the accumulator left or right through or around the carry bit.

Input and output may be accomplished using memory addresses as 1/0 ports or the directly addressed 1/0 provided for in the M8080A instruction set.

The following special instruction group completes the M8080A instruction set: the NOP instruction, HALT to stop processor execution and the DAA instructions provide decimal arithmetic capability. STC allows the carry flag to be directly set, and the CMC instruction allows it to be complemented. CMA complements the contents of the accumulator and XCHG exchanges the contents of two 16-bit register pairs directly.

Data and Instruction Formats

Data in the M8080A is stored in the form of 8-bit binary integers. All data transfers to the system data bus will be in the same format.

The program instructions may be one, two, or three bytes in length. Multiple byte instructions must be stored in successive words in program memory. The instruction formats then depend on the particular operation executed.

One Byte Instructions

D7 D6 D5 D4 D3 D2 D1 D0 OP CODE

TYPICAL INSTRUCTIONS

Register to register, memory reference, arithmetic or logical, rotate, return, push, pop, enable or disable Interrupt instructions

Two Byte Instructions

D₇ D₆ D₅ D₄ D₃ D₂ D₁ D₀ OP CODE

D₇ D₆ D₅ D₄ D₃ D₂ D₁ D₀ OPERAND

Immediate mode or I/O instructions

Three Byte Instructions

 D₇
 D₆
 D₅
 D₄
 D₃
 D₂
 D₁
 D₀
 OP CODE

 D₇
 D₆
 D₅
 D₄
 D₃
 D₂
 D₁
 D₀
 LOW ADDRESS OR OPERAND 1

Jump, call or direct load and store instructions

D₇ D₆ D₅ D₄ D₃ D₂ D₁ D₀ COWADDRESS OR OPERAND 1

For the M8080A a logic "1" is defined as a high level and a logic "0" is defined as a low level.

INSTRUCTION SET

Summary of Processor Instructions

Mnemonic	Description	D ₇	06	Ins D ₅	truct D ₂				1 D ₀	Clock ^[2] Cycles	Mnemonic	Description	07	06	Inst D ₅	ructi D ₄				D ₀	Clock [2 Cycles
MOV ₁₁₋₁₂	Move register to register	0	1	D	D	D	s	s	s	5	RZ	Return on zero	1	1	0	0	1	0	σ	0	5/11
MOV M, r	Move register to memory	0	1	1	1	0	S	S	S	7	RNZ	Return on no zero	1	1	0	0	0	0	C	0	5/11
MOV r, M	Move memory to register	0	1	0	D	D	1	1	0	7	RP	Return on positive	1	1	1	1	0	0	0	0	5/11
HLT	Halt	0	1	1	1	0	1	1	0	7	RM	Return on minus	1	1	1	1	1	0	0	0	5/11
MVIr	Move immediate register	0	0	В	D	D	1	1	0	7	RPE	Return on parity even	1	1	1	0	1	0	0	0	5/11
MVIM	Move immediate memory	0	0	1	1	0	1	1	0	10	RPO	Return on parity odd	1	1	1	0	0	0	0	0	5/11
INR r	Increment register	0	0	D	0	D	1	0	0	5	RST	Restart	- 1	-1	Α	Α	Α	1	1	1	11
DCR r	Decrement register	0	0	D	0	D	1	0	1	5	IN ·	Input	1	1	0	1	1	0	1	1	10
INR M	Increment memory	0	0	1	1	0	1	0	0	10 10	OUT	Output	!	1	0	1	0	0	1	1	10 10
DCR M	Decrement memory	0	0	1	0	0	1 S	S	Š	4	LXI B	Load immediate register	0	0	0	0	0	0	0	'	10
ADD r ADC r	Add register to A	1	0	0	0	1	S	S	S	4		Pair B & C	n	n	0			0		1	10
SUB r	Add register to A with carry	i	8	0	1	ó	S	S	Š	4	LXID	Load immediate register	U	U	U	1	0	U	0	'	10
SBB r	Subtract register from A Subtract register from A	i	0	0	i	1	S	S	S	4	LXI H	Pair D & E Load immediate register	0	0	1	0	0	0	0	1	10
ANA r	with borrow And register with A	1	0	1	0	0	s	s	s	4	LXI SP	Pair H & L	0	0	1	1	0	0	О	1	10
XRAI	Exclusive Or register with A	i	n	i	n	1	S	s	Š	4	PUSH B	Load immediate stack pointer Push register Pair B & C on	1	1	ċ	ò	0	1	Ö	i	11
ORA r	Or register with A	i	n	i	1	'n	Š	Š	Š	7	ruan B	rush register rair b & C on stack			٠	. "	٠		٠	,	
CMP r	Compare register with A	- i	ň	i	i	1	š	š	s	4	PUSH D	Push register Pair D & E on	1	1	0	1	0	1	0	1	11
ADD M	Add memory to A	i	Ö	ò	ò	ò	1	1	ŏ	i	roond	stack	•	."	٠		٠	•	٠		
ADC M	Add memory to A with carry	1	ň	ñ	0	ĭ	i	i	ŏ	j	PUSH H	Push register Pair H & L on	1	1	1	0	0	1	0	1	11
SUB M	Subtract memory from A	i	ŏ	ō	ĭ	ò	i	i	ŏ	<i>i</i>	, con n	stack		,'	'	۰			۰		.,
88 M	Subtract memory from A with borrow	i	ŏ	0	i	1	i	i	0	i	PUSH PSW	Push A and Flags on stack	1	1	1	1	0	t	0	1	11
ANA M	And memory with A	1	0	1	0	0	1	1	0	7	POP B	Pop register pair B & C off	1	1	0	0	0	0	0	1	10
KRA M	Exclusive Or memory with A	1	0	1	0	1	1	1	0	7		stack									
ORA M	Or memory with A	- 1	0	1	1	0	1	1	0	7	POP D	Pop register pair D & E off	1	1	0	1	0	0	0	1	10
CMP M	Compare memory with A	1	0	1	1	1	1	1	0	7		stack									
ADI ACI	Add immediate to A Add immediate to A with	1	1	0	0	0	1	1	0	7	POP H	Pop register pair H & L off stack	1	, 1	1	0	0	0	0	1	10
	carry										POP PSW	Pop A and Flags	1	1	1	1	0	0	0	1	10
SUI	Subtract immediate from A	1	1	0	1	0	1	1	0	7		off stack									
SBI	Subtract immediate from A	1	1	0	1	1	1	1	0	7	STA	Store A direct	0	0	1	1	0	0	1	0	13
	with borrow										LDA	Load A direct	0	0	1	1	1	0	1	0	13
ANI	And immediate with A	1	1	1	0	0	1	1	0	7	XCHG	Exchange D & E, H & L	1	1	1	0	1	0	1	1	4
XRI	Exclusive Or immediate with	1	1	1	0	1	1	1	0	7	VTIII	Registers		1					,	1	10
ORI	A Or immediate with A	1	1	1	1	n			n	7	XTHL SPHL	Exchange top of stack, H & L	1	4	1	0	0	0	6	i	18 5
CPI	Compare immediate with A	1	i	i	i	1	;	í	Ö	,		H & L to stack pointer	i			í	í	0	Ð		5
RLC	Rotate A left	ó	'n	ó	0	'n	i	,	1	4	PCHL	H & L to program counter	'n	1	1	0		0	0	1	10
RRC	Rotate A right	0	n	n	0	1	i	i	i	4	DAD B DAD D	Add B & C to H & L Add D & E to H & L	0	0	0	1	1	Ö	0	1	10
RAL	Rotate A left through carry	Ö	Ö	0	1	ò	i	i	i	i	DADH	Add H & L to H & L	0	Ö	1	Ó	i	ō	0	i	10
RAR	Rotate A right through	n	ñ	ň	i	1	i	í	i	4	DAD SP		n	0	i	1	i	Ö	Ö	i	10
nan	carry		v				•	•		7	STAX B	Add stack pointer to H & L Store A indirect	0	0	'n	ó	ó	0	1	ò	7
JMP	Jump unconditional		1	n	Ω	n	n	1	1	10	STAX D	Store A indirect	0	0	Ö	1	0	ő	i	ň	7
JC.	Jump on carry	•	i	ň	ĭ	1	ŏ	i	ò	10	LDAXB	Load A indirect	0	0	ň	á	1	0	i	n	'n
JNC	Jump on no carry	i	i	ň	i	ò	ñ	i	ň	10	LDAXD	Load A indirect	ů	0	n	1	í	0	ì	n	'n
JZ	Jump on zero	- i	i	ň	ė	1	ñ	i	ñ	10	INXB	Increment B & C registers	Ö	0	n	'n	'n	n	i	i	5
JNZ	Jump on no zero	i	i	ň	ō	'n	ñ	í	ŏ	10	INXD	Increment D & E registers	0	0	ŏ	i	Ö	Ö	i	i	5
JP.	Jump on positive	- 1	i	1	ĭ	n	ň	í	n	10	INXH	Increment H & L registers	0	0	1	Ó	Ö	Ö	i	i.	5
JM	Jump on minus	- i	í	i	i	1	ŏ	i	ŏ	10	INXSP	Increment stack pointer	0	10	i	1	0	0	i	i	5
JPE	Jump on parity even	i.	i	i	ė	,	ñ	i	ō	10	DCXB	Decrement B & C	0	0	ò	ė	1	0	i	-	5
JPO	Jump on parity odd	i	i	i	ō	ò	ŏ	i	ō	10	DCXD	Decrement D & E	Ö	0	ŏ	ĭ	i	ŏ	i	i	5
CALL	Call unconditional	i	i	ò	o	1	ĭ	ò	ĭ	17	DCXH	Decrement H & L	0	0	1	ó	÷	ŏ	;	i	5
CC	Call on carry	í	i	ō	1	i	i	Ö	ò	11/17	DCX SP	Decrement H & L Decrement stack pointer	0	10	i	1	i	Ö	1	i	5
CNC	Call on no carry	i	i	õ	i	ė	i	Ö	ŏ	11/17	CMA	Complement A	n	0	i	'n	i	1	÷	1	4
CZ	Call on zero	í	;	ō	ò	ĭ	í	0	ŏ	11/17	STC	Set carry	Ů	0	i	1	ò	i	i	i	4
CNZ	Call on no zero	i	1	0	0	ė	í	0	ō	11/17	CMC	Complement carry	0	0	i	i	1	i	i	i	4
CP	Call on positive	i	i	1	1	ő	i	Ö	ŏ	11/17	DAA	Decimal adjust A	0	0	í	ò	'n	í	i	i	4
CM	Call on minus	i	i	i	i	1	'n	0	o	11/17	SHLD	Store H & L direct	0	0	i	0	0	Ó	i	'n	16
CPE	Call on parity even	i	i	i	ò	i	i	Ö	ŏ	11/17	LHLD	Load H & L direct	0	0	i	6	1	0	i	ŏ	16
CPO	Call on parity odd	i	i	í	Ö	ò	i	Ö	Ö	11/17	EI	Enable Interrupts	1	1	i	1	í	Ö	i	1	4
RET	Return	i	;	ò	Ö	1	ò	ŏ	1	10	Di	Disable interrupt	i	1	i	i	ė	Ö	i	i	4
						i	Ö.	ō	ó			No-operation		3.		ó			ò	ó	4
RC .	Return on carry	1	1	0	1					5/11	NOP		0	io	0		0	0			

NOTES: 1. DDD or SSS - 000 B - 001 C - 010 D - 011 E - 100 H - 101 L - 110 Memory - 111 A, 2. Two possible cycle times, (5/11) indicate instruction cycles dependent on condition flags.

M8080A FUNCTIONAL PIN DEFINITION

The following describes the function of all of the M8080A I/O pins. Several of the descriptions refer to internal timing periods.

A₁₅.A₀ (output three-state)

ADDRESS BUS; the address bus provides the address to memory (up to 64K 8-bit words) or denotes the I/O device number for up to 256 input and 256 output devices. A_0 is the least significant address bit.

D7-D0 (input/output three-state)

DATA BUS; the data bus provides bi-directional communication between the CPU, memory, and I/O devices for instructions and data transfers. Also, during the first clock cycle of each machine cycle, the M8080A outputs a status word on the data bus that describes the current machine cycle. Do is the least significant bit.

SYNC (output)

SYNCHRONIZING SIGNAL; the SYNC pin provides a signal to indicate the beginning of each machine cycle.

DBIN (output)

DATA BUS IN; the DBIN signal indicates to external circuits that the data bus is in the input mode. This signal should be used to enable the gating of data onto the M8080A data bus from memory or I/O.

READY (input)

READY; the READY signal indicates to the M8080A that valid memory or input data is available on the M8080A data bus. This signal is used to synchronize the CPU with slower memory or I/O devices. If after sending an address out the M8080A does not receive a READY input, the M8080A will enter a WAIT state for as long as the READY line is low. READY can also be used to single step the CPU.

WAIT (output)

WAIT; the WAIT signal acknowledges that the CPU is in a WAIT state

WR (output)

WRITE; the \overline{WR} signal is used for memory WRITE or I/O output control. The data on the data bus is stable while the \overline{WR} signal is active low (\overline{WR} = 0).


HOLD (input)

HOLD; the HOLD signal requests the CPU to enter the HOLD state. The HOLD state allows an external device to gain control of the M8080A address and data bus as soon as the M8080A has completed its use of these buses for the current machine cycle. It is recognized under the following conditions:

- the CPU is in the HALT state.
- the CPU is in the T2 or TW state and the READY signal is active.
 As a result of entering the HOLD state the CPU ADDRESS BUS (A₁₅-A₀) and DATA BUS (D₇-D₀) will be in their high impedance state. The CPU acknowledges its state with the HOLD ACKNOWLEDGE (HLDA) pin.

HLDA (output)

HOLD ACKNOWLEDGE; the HLDA signal appears in response to the HOLD signal and indicates that the data and address bus



Pin Configuration

will go to the high impedance state. The HLDA signal begins at:

- T3 for READ memory or input.
- The Clock Period following T3 for WRITE memory or OUT-PUT operation.

In either case, the HLDA signal appears after the rising edge of ϕ_1 and high impedance occurs after the rising edge of ϕ_2 .

INTE (output)

INTERRUPT ENABLE; indicates the content of the internal interrupt enable flip/flop. This flip/flop may be set or reset by the Enable and Disable Interrupt instructions and inhibits interrupts from being accepted by the CPU when it is reset. It is automatically reset (disabling further interrupts) at time T1 of the instruction fetch cycle (M1) when an interrupt is accepted and is also reset by the RESET signal.

INT (input)

INTERRUPT REQUEST; the CPU recognizes an interrupt request on this line at the end of the current instruction or while halted. If the CPU is in the HOLD state or if the Interrupt Enable flip/flop is reset it will not honor the request.

RESET (input)[1]

RESET; while the RESET signal is activated, the content of the program counter is cleared. After RESET, the program will start at location 0 in memory. The INTE and HLDA flip/flops are also reset. Note that the flags, accumulator, stack pointer, and registers are not cleared.

Vss Ground Reference

V_{DD} +12 Volts ±10%.

V_{CC} +5 Volts ±10%.

V_{BB} -5 Volts ±10%.

 ϕ_1, ϕ_2 2 externally supplied clock phases. (non TTL compatible)

ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias	0°C to +70°C
Storage Temperature6	55°C to +150°C
All Input or Output Voltages	
With Respect to VBB	-0.3V to +20V
V _{CC} , V _{DD} and V _{SS} With Respect to V _{BB}	-0.3V to +20V
Power Dissipation	1.5W

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


D.C. CHARACTERISTICS


 $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{DD} = +12V \pm 5\%$, $V_{CC} = +5V \pm 5\%$, $V_{BB} = -5V \pm 5\%$, $V_{SS} = 0V$, Unless Otherwise Noted.

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Condition	
V _{ILC}	Clock Input Low Voltage	V _{SS} -1		V _{SS} +0.8	V		
V _{IHC}	Clock Input High Voltage	9.0		V _{DD} +1	V		
V _{IL}	Input Low Voltage	V _{SS} -1		V _{SS} +0.8	V	1	
VIH.	Input High Voltage	3.3		V _{CC} +1	V		
VOL	Output Low Voltage			0.45	V	IOL = 1.9mA on all outputs.	
V _{OH}	Output High Voltage	3.7			V	I _{OH} = 150μA.	
DD (AV)	Avg. Power Supply Current (V _{DD})		40	70	mA	fi	
CC (AV)	Avg. Power Supply Current (V _{CC})		60	80	mA	Operation	
BB (AV)	Avg. Power Supply Current (VBB)		.01	1	mA	T _{CY} = .32μsec	
l _{IL}	Input Leakage			±10	μΑ	V _{SS} ≤ V _{IN} ≤ V _{CC}	
CL	Clock Leakage			±10	μΑ	V _{SS} ≤ V _{CLOCK} ≤ V _{DD}	
I _{DL} [2]	Data Bus Leakage in Input Mode			-100 -2.0	μA mA	V _{SS} ≤ V _{IN} ≤ V _{SS} + 0.8 V V _{SS} + 0.8 V ≤ V _{IN} ≤ V _{CC}	
FL	Address and Data Bus Leakage During HOLD			+10	μΑ	VADDH/DATA = V _{CC} VADDH/DATA = V _{SS} + 0.45V	

Symbol	Parameter	Тур.	Max.	Unit	Test Condition
C _{ϕ}	Clock Capacitance	17	25	pf	f _c = 1 MHz
C _{IN}	Input Capacitance	6	10	pf	Unmeasured Pins
COUT	Output Capacitance	10	20	pf	Returned to V _{SS}

- NOTES: 1. The RESET signal must be active for a minimum of 3 clock cycles. 2. When DBIN is high and $V_{1N} > V_{1H}$ an internal active pull up will be switched onto the Data Bus. 3. ΔI supply $I \Delta I_{A} = -0.45\%^{\circ} C$.





A.C. CHARACTERISTICS (Continued)


 T_{A} = 0°C to 70°C, V_{DD} = +12V ± 5%, V_{CC} = +5V ± 5%, V_{BB} = -5V ± 5%, V_{SS} = 0V, Unless Otherwise Noted


Symbol	Parameter	Min.	Max.	Unit	Test Condition
t _{DS2}	Data Setup Time to ϕ_2 During DBIN	120		nsec	
t _{DH} ^[1] Data Hold Time From φ ₂ During DBIN		[1]		nsec	1
t _{IE} [2]	INTE Output Delay From ϕ_2		200	n sec	C _L = 50pf
tRS	READY Setup Time During ϕ_2	90		nsec	1 : :
t _{HS}	HOLD Setup Time to ϕ_2	120		nsec	
tis	INT Setup Time During ϕ_2 (During ϕ_1 in Halt Mode)	100		n sec	1
tH	Hold Time From ϕ_2 (READY, INT, HOLD)			n sec	
t _{FD}	Delay to Float During Hold (Address and Data Bus)		120	nsec	1
t _{AW} [2]	Address Stable Prior to WR	[5]		n sec	17
t _{DW} [2]	Output Data Stable Prior to WR	[6]		n sec	1
t _{WD} [2]	Output Data Stable From WR	[7]		nsec	11'
t _{WA} [2]	Address Stable From WR	[7]		nsec	C _L = 50pf: Address, Data
t _{HF} [2]	HLDA to Float Delay	[8]		n sec	C _L =50pf: WR, HLDA, DBIN
t _{WF} [2]	WR to Float Delay	[9]		nsec	1
t _{AH} [2]	Address Hold Time After DBIN During HLDA	-20		nsec	


- NOTES:

 1. Data input should be enabled with DBIN status. No bus conflict can then occur and data hold time is assured. top4 = 50 ns or typ; whichever is less.

 2. Load Grout. +5V.







- 4. The following are relevant when interfacing the 8080A to devices having V_{IH} = 3.3V:

 a) Maximum output rise time from 8V to 3.3V = 100ns ⊕ C_L = \$PEC.

 b) Output delay when measured to 3.0V = \$PEC + 60ns ⊕ C_L = \$PEC.

 c) If C_L > \$PEC, and 6.nhspf if C_L > C\$PEC, stream of the first mindfield delay) If C_L < C\$PEC.

 5. taw = 2 (ty + 103 1+02 110nsec.

 6. tow = (ty + 103 1+02 110nsec.

 7. If not HLDA, twp = twp = 10nsec.

 9. twp = (ty + 103 1+02 10nsec.

 9. twp = (ty + 103 1+02 10ns.

 10. Data in must be stable for this period during T₂ or T_W. (Must be externally synchronized.)

 11. Ready signal must be stable for this period during T₂ or T_W. (Must be externally synchronized.)

 12. Hold signal must be stable for this period during T₂ or T_W. (Must be externally synchronized.)

 13. Interrupt signal must be stable for this period during T₂ or T_W when entering hold mode, and during T₂, T₄, T₅ and T_{WH} when in hold mode. (External synchronization is not required.)

 13. Interrupt signal must be stable for during T₂ or T_W when entering hold mode, and during T₂, T₄, T₅ and T_{WH} when in hold mode. (External synchronization is not required.)

 14. This timing diagram shows timing relationships only; it does not represent any specific mechine cycle.

	*	
	-	
	To the same of the	
	- Land to the state of the stat	
	And the second s	
	And a second sec	
	The state of the s	

ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias	0°C to +70°C
Storage Temperature	-65°C to +150°C
All Input or Output Voltages	
With Respect to VBB	0.3V to +20V
V _{CC} , V _{DD} and V _{SS} With Respect to V _{BB}	-0.3V to +20V
Power Dissipation	1.5W

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


D.C. CHARACTERISTICS


 $T_{A} = 0^{\circ}C \ \text{to } 70^{\circ}C, V_{DD} = +12V \pm 5\%, V_{CC} = +5V \pm 5\%, V_{BB} = -5V \pm 5\%, V_{SS} = 0V, Unless \ Otherwise \ Noted.$

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Condition		
V _{ILC}	Clock Input Low Voltage	V _{SS} -1		V _{SS} +0.8	. A			
V _{IHC}	Clock Input High Voltage	9.0		V _{DD} +1	٧	1		
VIL	Input Low Voltage	V _{SS} -1		V _{SS} +0.8	٧			
V _{IH}	Input High Voltage	3.3		V _{CC} +1	٧			
VoL	Output Low Voltage			0.45	V	In = 1.9mA on all outputs.		
V _{OH}	Output High Voltage	3.7			V	I _{OH} = 150μA.		
IDD (AV)	Avg. Power Supply Current (VDD)		40	70	mA	ា៍		
ICC (AV)	Avg. Power Supply Current (V _{CC})		60	80	mA	Operation		
IBB (AV)	Avg. Power Supply Current (VBB)		.01	1	mA	T _{CY} = .38µsec		
l _{IL}	Input Leakage			±10	μΑ	V _{SS} ≤ V _{IN} ≤ V _{CC}		
l _{CL}	Clock Leakage			±10	μΑ	V _{SS} ≤ V¢LOCK ≤ V _{DD}		
I _{DL} [2]	Data Bus Leakage in Input Mode			-100 -2.0	μA mA	$V_{SS} \le V_{IN} \le V_{SS} + 0.8V$ $V_{SS} + 0.8V \le V_{IN} \le V_{CC}$		
FL	Address and Data Bus Leakage During HOLD			+10 -100	μА	V _{ADDR/DATA} = V _{CC} V _{ADDR/DATA} = V _{SS} + 0.45V		

Symbol	Parameter	Тур.	Max.	Unit	Test Condition
C_{ϕ}	Clock Capacitance	17	25	pf	f _c = 1 MHz
CIN	Input Capacitance	6	10	pf	Unmeasured Pins
C _{OUT}	Output Capacitance	10	20	pf	Returned to V _{SS}

- 10. The RESET signal must be active for a minimum of 3 clock cycles. 2. When DBIN is high and $V_{\rm IN} > V_{\rm IH}$ an internal active pull up will be switched onto the Data Bus. 3. ΔI supply $/ \Delta T_{\rm A} = -0.45\% {}^{\circ}{\rm C}$.





SILICON GATE MOS 8702A

PIN CONNECTIONS

The external lead connections to the 8702A differ, depending on whether the device is being programmed $^{(1)}$ or used in read mode. (See following table.)

MODE	12 (V _{CC})	13 (Program)	14 (CS)	15 (V _{BB})	16 (V _{GG})	22 (V _{CC})	23 (V _{CC})
Read	V _{cc}	V _{CC}	GND	V _{CC}	V_{GG}	V _{cc}	V _{cc}
Programming	GND	Program Pulse	GND	V _{BB}	Pulsed V _{GG} (V _{IL4P})	GND	GND

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias 0°C to +70°C
Storage Temperature65 °C to +125 °C
Soldering Temperature of Leads (10 sec) +300 °C
Power Dissipation 2 Watts
Read Operation: Input Voltages and Supply
Voltages with respect to V _{CC} +0.5 V to −20 V
Program Operation: Input Voltages and Supply
Valence with respect to V

*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

READ OPERATION

D.C. AND OPERATING CHARACTERISTICS

 $T_A = 0^{\circ}\text{C to } 70^{\circ}\text{C}, V_{CC} = +5V\pm5\%, V_{DD} = -9V\pm5\%, V_{GG}^{(2)} = -9V\pm5\%, \text{ unless otherwise noted.}$

SYMBOL	TEST	MIN.	TYP!	B) MAX.	UNIT	CONDITIONS	
l _{ei}	Address and Chip Select Input Load Current			10	μΑ	V _{IN} = 0.0V	
I _{LO}	Output Leakage Current			10	μΑ	$V_{OUT} = 0.0V$, $\overline{CS} = V_{CC} - 2$	
lopo	Power Supply Current		5	10	mA	$V_{GG} = V_{CC}, \overline{CS} = V_{CC} - 2$ $I_{OL} = 0.0 \text{mA}, T_A = 25^{\circ} \text{C}$	
I _{DD1}	Power Supply Current		35	50	mA	CS=V _{CC} -2 I _{OL} =0.0mA, T _A =25 ^p C	
I _{DD2}	Power Supply Current		32	46	mA	CS=0.0 I _{OL} =0.0mA, T _A = 25°C	
I _{DD3}	Power Supply Current		38.5	60	mA	CS=V _{CC} -2 I _{OL} =0.0mA , T _A = 0°C	Operation Continuous
l _{CF1}	Output Clamp Current		8	14	mA	V _{OUT} = -1.0V, T _A = 0°C	
l _{CF2}	Output Clamp Current			13	mA	V _{OUT} = -1.0V, T _A = 25°C	J
l _{GG}	Gate Supply Current			10	μΑ		
V _{IL1}	Input Low Voltage for TTL Interface	-1.0		0.65	٧		
V _{IL2}	Input Low Voltage for MOS Interface	V _{DD}		V _{CC} –6	٧		
V _{IH}	Address and Chip Select Input High Voltage	V _{CC} -2		V _{CC} +0.3	V		
loL	Output Sink Current	1.6	4		mA	V _{OUT} = 0.45V	
VOL	Output Low Voltage		7	0.45	V	I _{OL} = 1.6mA	
v _{oh}	Output High Voltage	3.5			٧	I _{OH} = -200 μA	

Note 1: In the programming mode, the data inputs 1-8 are pins 4-11 respectively. $\overline{CS} = \overline{GND}$.

Note 2: V_{GG} may be clocked to reduce power dissipation. In this mode average I_{DD} increases in proportion to V_{GG} duty cycle. (See p. 5)

Note 3: Typical values are at nominal voltages and $T_A = 25^{\circ}C$.

A.C. CHARACTERISTICS (Continued)

SYNC DBIN

WAIT HOLD HLDA INT T_{A} = 0°C to 70°C, V_{DD} = +12V ± 5%, V_{CC} = +5V ± 5%, V_{BB} = -5V ± 5%, V_{SS} = 0V, Unless Otherwise Noted

Symbol	Parameter	Min.	Max.	Unit	Test Condition
t _{DS2}	Data Setup Time to ϕ_2 During DBIN	130		nsec	
t _{DH} [1]	Data Hold Time From ϕ_2 During DBIN	[1]		nsec	
t _{IE} [2]	INTE Output Delay From ϕ_2		200	nsec	C _I = 50pf
t _{RS}	READY Setup Time During ϕ_2	90		nsec	
t _{HS}	HOLD Setup Time to ϕ_2	120		nsec	
t _{IS}	INT Setup Time During ϕ_2 (During ϕ_1 in Halt Mode)	100		n sec	
tH	Hold Time From ϕ_2 (READY, INT, HOLD)	0		n sec	
t _{FD}	Delay to Float During Hold (Address and Data Bus)		120	n sec	
t _{AW} [2]	Address Stable Prior to WR	[5]	ļ	n sec	i
t _{DW} [2]	Output Data Stable Prior to WR	[6]		n sec	
t _{WD} [2]	Output Data Stable From WR	[7]		n sec	
t _{WA} [2]	Address Stable From WR	[7]		n sec	C _L =100pf: Address, Data
t _{HF} [2]	HLDA to Float Delay	[8]		n sec	C _L =50pf: WR, HLDA, DE
t _{WF} [2]	WR to Float Delay	[9]		nsec	
t _{AH} [2]	Address Hold Time After DBIN During HLDA	-20		nsec	


NOTES:

1. Data input should be enabled with DBIN status. No bus conflict can then occur and data hold time is assured.


1. EDH = 50 ns or 10F, whichever is tess.

2. Load Circuit.

+5V



3. $t_{CY} = t_{D3} + t_{r\phi2} + t_{\phi2} + t_{f\phi2} + t_{D2} + t_{r\phi1} > 380$ ns.



4. The following are relevant when interfacing the 8080A to devices having V_{IH} = 3.3V:

a) Maximum output rise time from .8V to 3.3V = 100ns @ C_L = SPEC,

b) Output delay when measured to 3.0V = SPEC 460ns @ C_L = SPEC,

c) If C_L > SPEC, add 5nnley if IC_L > SpeC, subtract .3ns/6 f from miodified delay) if C_L < CspeC.

5. I_{AW} = 2 (C_V + 103 - 1402 - 130nsec.

6. Igw = (C_V + 103 - 1402 - 130nsec.

7. If not HLDA, W_{IM} = Y_{IM} = V_{IM} =

				THE COLUMN TO THE PARTY CO		
				Conscilinate (*)		
	 u.			andrea definition and the second seco		
3 0 4						



Silicon Gate MOS M8080A

SINGLE CHIP 8-BIT N-CHANNEL MICROPROCESSOR

The M8080A is functionally compatible with the Intel® 8080.


- Full Military Temperature Range -55°C to +125°C
- ±10% Power Supply Tolerance
- 2 μs Instruction Cycle
- **Powerful Problem Solving** Instruction Set
- Six General Purpose Registers and an Accumulator
- Sixteen Bit Program Counter for Directly Addressing up to 64K Bytes of Memory
- Sixteen Bit Stack Pointer and Stack Manipulation Instructions for Rapid Switching of the Program Environment
- Decimal, Binary and Double **Precision Arithmetic**
- Ability to Provide Priority Vectored Interrupts
- 512 Directly Addressed I/O Ports
- TTL Drive Capability

The Intel® M8080A is a complete 8-bit parallel central processing unit (CPU). It is fabricated on a single LSI chip using Intel's n-channel silicon gate MOS process. This offers the user a high performance solution to control and processing applications. The M8080A contains six 8-bit general purpose working registers and an accumulator. The six general purpose registers may be or reset four testable flags. A fifth flag provides decimal arithmetic operation.

The M8080A has an external stack feature wherein any portion of memory may be used as a last in/first out stack to store/

or reset four testable flags. A fifth flag provides decimal arithmetic operation.

The M8080A has an external stack feature wherein any oportion of memory may be used as a last in/first out stack to store/ retrieve the contents of the accumulator, flags, program counter and all of the six general purpose registers. The sixteen bit stack pointer controls the addressing of this external stack. This stack gives the M8080A the ability to easily handle multiple level priority interrupts by rapidly storing and restoring processor status. It also provides almost unlimited subroutine nesting. This microprocessor has been designed to simplify systems design. Separate 16-line address and 8-line bid-directional data busses are used to facilitate easy interface to memory and I/O. Signals to control the interface to memory and I/O are provided directly by the M8080A. Ultimate control of the address and data busses resides with the HOLD signal. It provides the ability to suspend processor operation and force the address and data busses into a high impedance state. This permits OR-tying these busses with other controlling devices for (DMA) direct memory access or multi-processor operation.



SILICON GATE MOS 8708/8704

Absolute Maximum Ratings*

Temperature Under Bias	-25°C to +85°C
Storage Temperature	
All Input or Output Voltages with Respect to VBB	
(except Program)	+15V to -0.3V
Program Input to V _{BB}	+35V to -0.3V
Supply Voltages V _{CC} and V _{SS} with Respect to V _{BB}	+15V to -0.3V
V _{DD} with Respect to V _{BB}	+20V to -0.3V
Power Dissination	1 5\4

*COMMENT

*COMMENT
Stresses above those listed under "Absolute Maximum
Ratings" may cause permanent damage to the device.
This is a stress rating only and functional operation
of the device at these or any other conditions above
those indicated in the operational sections of this
specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may
affect device reliability.

READ OPERATION

D.C. and Operating Characteristics

 $T_{A} = 0^{\circ}\text{C to } 70^{\circ}\text{C}, V_{CC} = +5\text{V} \pm 5\text{\%}, V_{DD} = +12\text{V} \pm 5\text{\%}, V_{BB} = -5\text{V} \pm 5\text{\%}, V_{SS} = 0\text{V}, Unless Otherwise Noted.}$

Symbol	Parameter	Min.	Typ.[1]	Max.	Unit		Conditions
Ē	Address and Chip Select Input Load Current			10	μΑ	VIN	= 5.25V
ILO	Output Leakage Current			10	μΑ	Vol	T = 5.25V, CS/WE = 5V
IDD	V _{DD} Supply Current		50	65	mA	Wor	st Case Supply Currents:
lcc	V _{CC} Supply Current		6	10	mA	AII	nputs High
I _{BB}	V _{BB} Supply Current		30	45	mA	CS/	VE = 5V; T _A = 0°C
VIL	Input Low Voltage	V _{SS}		0.65	V		
V _{IH}	Input High Voltage	3.0		V _{CC} +1	V		
VOL	Output Low Voltage			0.45	V	loL	= 1.6mA
V _{OH1}	Output High Voltage	3.7			٧	Іон	= -100μA
V _{OH2}	Output High Voltage	2.4			٧	Гон	= -1mA
P _D	Power Dissipation			800	mW	T _A =	70°C

NOTES: 1. Typical values are for $T_A = 25^{\circ}C$ and nominal supply voltages. 2. The program input (Pin 18) may be tied to VSS or VCC during the read mode.

INSTRUCTION SET


Summary of Processor Instructions


Mnemanic	Description	D;	, 0,				Code		0, 0	Clack ^[2] O Cycles	Mnemonic	Description	D,	De	In D		tion 0 ₄ [, 0	Clack Cycle
MOV _{r1, r2}	Move register to register	0	1	D	D	0	s	s	S	5	RZ	Return on zero	1	1	0	0	1	n	0	0	5/11
MOV M, r	Move register to memory	ō	1	ī	1	ō		Š		7	RNZ	Return on no zero	i	í	o	o		0	Č	Ö	5/11
MOV r, M	Move memory to register	0	i	o	D	ō		1		7	RP	Return on positive	;	i	1	1		ő	ŏ	0	5/11
HLT	Halt	0	1	1	1	0		i	0	i	RM.	Return on minus		1	i	i	1	0	Ö	0	5/11
MVIr	Move immediate register	ō	0	D	D	Ď	- 1	1	ō	i	RPE	Return on parity even	- 1	i	i	ó		0	ō	0	5/11
MVIM	Move immediate memory	ō	ō	1	1	ō		1	ō	10	RPO	Return on parity odd	- 1	í	i	0		0	0	0	5/11
NR r	Increment register	ō	ō	D	D	Ď		ñ		5	RST	Restart	- ;		À	A			1	1	11
DCR r	Decrement register	ō	ō	ō	Ö	D		0		š	IN	Input	- !	!	0	1	1	'n	1		10
INR M	Increment memory	ō	ō	ī	1	0		ō		10	OUT	Output		,	0	í		0	,	1	
DCR M	Decrement memory	ō	ō	i	i	ő		ő		10	LXIB			٠,	n					- 1	10
ADD r	Add register to A	1	ō	ò	ò	ő		s		4	LXIB	Load immediate register	0	U	U	0	0	0	0	1	10
ADC r	Add register to A with carry	i	Ö	0	0	1	S	s		4		Pair B & C									
SUBr	Subtract register from A	i	0	0	1	ò	S	S		4	LXID	Load immediate register	0	0	0	1	0	0	0	1	10
SBB r	Subtract register from A	í	0	0	i	1	S	S	S	4	LXIH	Pair D & E Load immediate register	0	0	1	0	0	0	0	1	10
	with borrow											Pair H & L				۰		۰	٠		
ANA r	And register with A	1	0	1	0	0	S	S	S	4	LXI SP	Load immediate stack pointer	0	0	1	1	n	n	0	1	10
XRAr	Exclusive Or register with A	1	0	1	0	1	S	S	S	4	PUSH B	Push register Pair B & C on	ĭ	1	ó	ò		1	0		
n A R	Or register with A	1	0	1	1	o	s	s	S	4	. John B	stack		•	U	U	U	- 1	U	1	11
CMP r	Compare register with A	i	0	i	i	1	S	s	Š	4	Buen c							,			
ADD M	Add memory to A	i	Ö	ò	ò	'n	1	1	ő	. 7	PUSH D	Push register Pair D & E on	1	1	0	1	0	1	0	1	11
ADC M	Add memory to A with carry	í	ō	0	0	1	i	í	0	7		stack									
UB M	Subtract memory from A	1	0	0	1	0	í	'n	0	,	PUSH H	Push register Pair H & L on	1	, 1	1	0	0	1	0	1	11
BB M	Subtract memory from A	1	ß	0	1	Ů	1	1	0			stack									
,00 m	with borrow	1	U	U	,	- 1	1	1	U	7	PUSH PSW	Push A and Flags	1	. 1	1	- 1	0	- 1	0	1	11
ANA M												on stack									
	And memory with A	1	0	- 1	0	0	1	1	0	7	POP B	Pop register pair B & C off	- 1	1	0	0	0	0	0	1	10
(RA M	Exclusive Or memory with A	1	0	1	0	1	- 1	1	0	7	1	stack									
ORA M	Or memory with A	1	0	1	- 1	0	1	1	0	7	POP D	Pop register pair D & E off	1	1	0	- 1	0	0	0	1	10
MP M	Compare memory with A	1	0	1	1	1	1	1	0	7	1	stack			-		-	,	-		
ADI	Add immediate to A	1	1	0	0	0	1	1	0	7	POP H	Pop register pair H & L off	1	1	1	0	Ð	0	. 0	1	10
ACI	Add immediate to A with	1	1	0	0	1	1	1	0	7	1	stack				,		,			
	carry										POP PSW	Pop A and Flags	1	- 1	,	- 1	0	0	0	1	10
SUI .	Subtract immediate from A	1	1	0	1	0	- 1	1	0	7		off stack	,				v	۰			70
BI	Subtract immediate from A	1	1	0	1	1	1	1	0	7	STA	Store A direct	0	.0	1	1	0	0	1	n	13
	with borrow										LDA	Load A direct	0	.0	i	i	1	ő	í	0	13
ANI	And immediate with A	1	1	1	0	0	1	1	Ω	7	XCHG	Exchange D & E. H & L	-1	1	1	ò	i	0	÷		
(R)	Exclusive Or immediate with	1	i	i	ő	1	i	i	ŏ	ż	A CHU	Registers	-1	ţ.	- 1	U	- 1	U	1 -	-1	4
	Δ			•	۰			•	۰	,	XTHL			1.							
DRI	Or immediate with A	1	1	1	1	0	1		0	7 -	SPHL	Exchange top of stack, H & L	1	<u> 1</u>	1	0	0	0	1	-1	18
PI	Compare immediate with A	i	í	i	i	1	i	ń	n	7		H & L to stack pointer	1	1	1	1	1	0	0	1	5
RLC	Rotate A left	ò	ó	Ó	ò	ó	1	i	1	4	PCHL	H & L to program counter	1	1	1	0	1	0	0	1	5
RC	Rotate A right	Ď	0	0	0	1	i	í		4	DADB	Add B & C to H & L	0	:0	0	0	1	0	0	1	10
									1		DADD	Add D & E to H & L	0	.0	0	1	- 1	0	0	1	10
RAL	Rotate A left through carry	0	0	0	1	0	1	1	1	4	DADH	Add H & L to H & L	0	i O	1	0	1	0	0	1	10
AR	Rotate A right through	0	0	0	1	1	1	1	1	4	DAD SP	Add stack pointer to H & L	0	0	1	1	- 1	ō	ō	1	10
	carry										STAX B	Store A indirect	ŏ	0	ò	ò	0	0	1	ó	7
	Jump unconditional	1	1	0	0	0	. 0	1	1	10	STAX D	Store A indirect	ŏ	0	õ	1	0	0	í	ñ	'n
	Jump on carry	1	1	0	1	1	0	1	0	10	LDAXB	Load A indirect	ñ	0	n	ó	1	0	1	n	7
NC	Jump on no carry	1	1	0	1	0	0	1	0	10	LDAXD	Load A indirect	0	0	Ď	1	1	0	1	n	,
	Jump on zero	1	1	ó	0	1	0	1	ō	10	INXB						- 7			U	
	Jump on no zero	1	i	ŏ	ō	ò	0	i	ñ	10	INXB	Increment B & C registers	0	0	0	0	0	0	1	1	5
	Jump on positive	1	i	ĭ	1	ō	o	i	ō	10		Increment D & E registers	0	0	0	1	0	0	1	1	5
	Jump on minus	i	i	;	i	1	Ö	i	0	10	INXH	Increment H & L registers	0	0	1	0	0	0	1	1	5
	Jump on parity even	- 1	1	1	0	1		,	0		INX SP	Increment stack pointer	0	0	1	1	0	0	1	1	5
-		- :					0			10	DCXB	Decrement B & C	0	0	0	0	1	0	1	. 1	5
	Jump on parity odd	1	1	1	0	0	0	1	0	10	DCXD	Decrement D & E	0	0	0	1	1	0	1	1	5
	Call unconditional	1	1	0	0	1	1	0	1	17	DCX H	Decrement H & L	0	0	1 -	0	1	0	1	1	5
	Call on carry	1	1	0	1	1	1	0	0	11/17	DCX SP	Decrement stack pointer	ō	0	1	1	1	ō	1	1	Š
	Call on no carry	1	1	0	1	0	1	0	0	11/17	CMA	Complement A	ō	ō	i	. 0	i	1	i	1	ă
	Call on zero	1	1	0	0	1	1	0	0	11/17	STC	Set carry	ŏ	0	í	ĭ	ó	•	i	i	4
	Call on no zero	1	1	0	0	0	1	0	Ó	11/17	CMC	Complement carry	0	0	i	,	1	i	1	;	4
	Call on positive	1	1	1	1	0	1	ō	ō	11/17	DAA	Decimal adjust A	0	0	í	'n	0	- 1	1	!	
М	Call on minus	1	i	i	i	1	i	ŏ	ō	11/17	SHLD							1		1	4
	Call on parity eyen	i	i	í	ò	i	i	ů	0	11/17		Store H & L direct	0	0	1	0	0	0	1	0	16
	Call on parity odd	i	i	i	n	Ó	i	ů			LHLD	Load H & L direct	0	O	1	0	1	0	1	0	16
	Return	1	1	0	0		0		0	11/17	EI	Enable Interrupts	1	h	1	1	1	0	1	1	4
						1		0	1	10	DI	Disable interrupt	1	1	1	1	0	0	1	11	4
	Return on carry	1	1	0	1	1	0	0	0	5/11	NOP	No-operation	0	'n	0	0	0	0	0	0	4
	Return on no carry	1	1	0	1	0	0	0	0	5/11								-			


NOTES: 1. DDD or SSS - 000 B - 001 C - 010 D - 011 E - 100 H - 101 L - 110 Memory - 111 A. 2. Two possible cycle times, (5/11) indicate instruction cycles dependent on condition flags.


SILICON GATE MOS 8708/8704


Typical Characteristics (Nominal supply voltages unless otherwise noted):











ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias	-55°C to +125°C
Storage Temperature	-65°C to +150°C
All Input or Output Voltages	
With Respect to VBB	-0.3V to +20V
V _{CC} , V _{DD} and V _{SS} With Respect to V _{BB}	-0.3V to +20V
Power Dissipation	1.7W

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS


 $T_{A} = -55^{\circ}\text{C}$ to +125°C, $V_{DD} = +12\text{V} \pm 10\%$, $V_{CC} = +5\text{V} \pm 10\%$, $V_{BB} = -5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$, Unless Otherwise Noted.

Symbol	Parameter '	Min.	Тур.	Max.	Unit	Test Condition
V _{ILC}	Clock Input Low Voltage	V _{SS} -1		V _{SS} +0.8	V	
V_{IHC}	Clock Input High Voltage	8.5		V _{DD} +1	V	
VIL	Input Low Voltage	V _{SS} -1		V _{SS} +0.8	V	1
V_{IH}	Input High Voltage	3.0		V _{CC} +1	٧	1
VoL	Output Low Voltage			0.45	V	IOL = 1.9mA on all outputs
V _{OH}	Output High Voltage	3.7			V	I _{OH} = 150μA.
IDD (AV)	Avg. Power Supply Current (VDD)		50	80	mA	Ti .
CC (AV)	Avg. Power Supply Current (V _{CC})		60	100	mA	Operation
IBB (AV)	Avg. Power Supply Current (VBB)		.01	1	mA	T _{CY} = .48 μsec
t ₁ L	Input Leakage			±10	μΑ	$V_{SS} \leq V_{IN} \leq V_{CC}$
CL	Clock Leakage			±10	μΑ	V _{SS} ≤ V _{CLOCK} ≤ V _{DD}
I _{DL} [2]	Data Bus Leakage in Input Mode			-100 -2.0	μA mA	$V_{SS} \le V_{IN} \le V_{SS} + 0.8V$ $V_{SS} + 0.8V \le V_{IN} \le V_{CC}$
FL	Address and Data Bus Leakage During HOLD			+10 -100	μА	V _{ADDR/DATA} = V _{CC} V _{ADDR/DATA} = V _{SS} + 0.45V

Symbol	Parameter	Тур.	Max.	Unit	Test Condition
C_{ϕ}	Clock Capacitance	17	25	pf	f _c = 1 MHz
CIN	Input Capacitance	6	10	pf	Unmeasured Pins
C _{OUT}	Output Capacitance	10	20	pf	Returned to Vss

NOTES:

- NOTES: 1. The RESET signal must be active for a minimum of 3 clock cycles. 2. When DBIN is high and $V_{IN} > V_{IH}$ an internal active pull up will be switched onto the Data Bus. 3. ΔI supply $I \Delta T_A = -0.45\%^{\circ}C$.





SILICON GATE MOS 8302

Absolute Maximum Ratings*

Ambient Temperature Under Bias	. 0°C to +70°C
Storage Temperature	65°C to +125°C
Soldering Temperature of Leads (10 sec)	+300°C
Power Dissipation	2 Watts
Input Voltages and Supply	
Voltages with respect to Voc	+0.5V to -20V

*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at noy other condition above those indicated in the operational sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

READ OPERATION

D.C. and Operating Characteristics

 $T_A = 0^{\circ}\text{C}$ to 70°C, $V_{CC} = +5V \pm 5\%$, $V_{DD} = -9V \pm 5\%$, $V_{GG}^{(1)} = -9V \pm 5\%$, unless otherwise noted.

SYMBOL	TEST	MIN.	TYP!2	MAX.	UNIT	CONDI	TIONS	
lu	Address and Chip Select Input Load Current			1	μА	V _{IN} = 0.0V		
Lo	Output Leakage Current			1	μA	V _{OUT} = 0.0V, CS = V	cc -2	
1 _{DDO}	Power Supply Current		5	10	mA	V _{GG} =V _{CC} , CS=V _{CC} - I _{OL} = 0.0mA, T _A = 25	2 °C	
l _{DD1}	Power Supply Current		35	50	mA	CS=V _{CC} -2 I _{OL} =0.0mA, T _A = 25	i°c	
I _{DD2}	Power Supply Current		32	46	mA	CS=0.0 I _{OL} =0.0mA, T _A = 25	°C	
l _{DD3}	Power Supply Current		38.5	60	mA	CS=V _{CC} -2 I _{OL} =0.0mA , T _A = 0	С	Continuous Operation
I _{CF1}	Output Clamp Current		8	14	mA	V _{OUT} = -1.0V, T _A =	0°C	
CF2	Output Clamp Current			13	mA	V _{OUT} = -1.0V, T _A =	25°C	
I _{GG}	Gate Supply Current			1	μA			
V _{IL1}	Input Low Voltage for TTL Interface	-1.0		0.65	٧			
V _{IL2}	Input Low Voltage for MOS Interface	V _{DD}	7777	V _{CC} -6	V			
V _{IH}	Address and Chip Select Input High Voltage	V _{CC} -2		V _{CC} +0.3	٧			
lor	Output Sink Current	1.6	4		mA	V _{OUT} = 0.45V		
1он	Output Source Current	-2.0			mA	V _{OUT} = 0.0V		
V _{OL}	Output Low Voltage		7	0.45	V	I _{OL} = 1.6mA		
V _{OH}	Output High Voltage	3.5	4.5		V	I _{OH} = -100 µA		

Note 1. VGG may be clocked to reduce power dissipation. In this mode average I_{DD} increases in proportion to VGG duty cycle. Note 2. Typical values are at nominal voltages and T_A = 25°C.


A.C. CHARACTERISTICS (Continued) $T_{A} = -55^{\circ}\text{C to } +125^{\circ}\text{C}, \ V_{DD} = +12V \pm 10\%, \ V_{CC} = +5V \pm 10\%, \ V_{BB} = -5V \pm 10\%, \ V_{SS} = 0V, \ Unless \ Otherwise \ Noted.$

Symbol	Parameter	Min.	Max.	Unit	Test Condition
t _{DS2}	Data Setup Time to ϕ_2 During DBIN	130		nsec	
t _{DH} [1]	Data Hold Time From ϕ_2 During DBIN	50		nsec	
t _{IE} [2]	INTE Output Delay From ϕ_2		200	nsec	C ₁ = 50pf
t _{RS}	READY Setup Time During ϕ_2	120		nsec	or sobi
t _{HS}	HOLD Setup Time to ϕ_2	140	· · · · · ·	nsec	
t _{IS}	INT Setup Time During ϕ_2 (During ϕ_1 in Halt Mode)	120		nsec	
t _H	Hold Time From ϕ_2 (READY, INT, HOLD)	0		n sec	
t _{FD}	Delay to Float During Hold (Address and Data Bus)		130	nsec	
t _{AW} [2]	Address Stable Prior to WR	[5]		n sec	٦
t _{DW} [2]	Output Data Stable Prior to WR	[6]		n sec	
t _{WD} [2]	Output Data Stable From WR	[7]		nsec	
t _{WA} [2]	Address Stable From WR	[7]		n sec	C _L =50pf
t _{HF} [2]	HLDA to Float Delay	[8]			
t _{WF} [2]	WR to Float Delay	[9]		nsec	
t _{AH} [2]	Address Hold Time After DBIN During HLDA	-20		n sec	


NOTES:

1. Data input should be enabled with DBIN status. No bus conflict can then occur and data hold time is assured.
10H = 50 ns or 10F, whichever is less.


2. Load Circuit.



INT



3. $t_{CY} = t_{D3} + t_{r\phi2} + t_{\phi2} + t_{f\phi2} + t_{D2} + t_{r\phi1} > 480 \text{ns.}$



- 4. The following are relevant when interfacing the MB0B0A to devices having V_H = 3.3V:

 a) Maximum output rise time from .8V to 3.3V = 100ns @ C_L = SPEC.
 b) Output delay when measured to 3.0V = SPEC +60ns @ C_L = SPEC.
 c) If C_L = SPEC. add finitely if IC_L > SpEC. subtract: 3ns/sP from modified delay) if C_L < CSPEC.
 c) If C_L = SPEC. add finitely if IC_L > SpEC, subtract: 3ns/sP from modified delay) if C_L < CSPEC.
 c) If the Company of the

SILICON GATE MOS 8308

Absolute Maximum Ratings*

Ambient Temperature Under Bias25°C to +85°C Storage Temperature65°C to +150°C Voltage On Any Pin With Respect
To V _{BB} -0.3V to 20V Power Dissipation 1.0 Watt

*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


D.C. and Operating Characteristics

 $T_{A} = 0^{\circ} C \text{ to } +70^{\circ} C$, $V_{CC} = 5 V \pm 5\%$; $V_{DD} = 12 V \pm 5\%$, $V_{BB} = -5 V \pm 5\%$, $V_{SS} = 0 V$ Unless Otherwise Specified.


			Limits		11.24	The Candidian		
Symbol	Parameter	Min.	Typ.[1]	Max.	Unit	Test Conditions		
L	Input Load Current (All Input Pins Except CS ₁)			10	μА	V _{IN} = 0 to 5.25V		
LCL	Input Load Current on CS ₁			1.6	mA	V _{IN} = 0.45V		
LPC	Input Peak Load Current on CS ₁			4	mA	V _{IN} = 0.8V to 3.3V		
ILKC	Input Leakage Current on $\overline{\text{CS}}_1$			10	μΑ	V _{IN} = 3.3V to 5.25V		
l _{LO}	Output Leakage Current			10	μΑ	Chip Deselected		
VIL	Input "Low" Voltage	V _{SS} -1		V8.0	V			
V _{IH}	Input "High" Voltage	3.3		V _{CC} +1.0	V			
VoL	Output "Low" Voltage			0.45	V	I _{OL} = 2mA		
V _{OH1}	Output "High" Voltage	2.4			V	I _{OH} = -4mA		
V _{OH2}	Output "High" Voltage	3.7			V	I _{OH} = -1mA		
СС	Power Supply Current V _{CC}		.8	2	mA			
aa	Power Supply Current V _{DD}		32	60	mA			
ВВ	Power Supply Current V _{BB}		10μΑ	. 1	mA			
PD	Power Dissipation			775	mW			

NOTE 1: Typical values for $T_A = 25^{\circ} C$ and nominal supply voltage

D.C. OUTPUT CHARACTERISTICS




D.C. OUTPUT CHARACTERISTICS




inte puter systems

ROMs

8702A 8302 8704 8308 8708 8316A







Silicon Gate MOS 8702A

2048 BIT ERASABLE AND ELECTRICALLY REPROGRAMMABLE READ ONLY MEMORY

- Access Time 1.3 μsec Max.
- Fast Programming 2 Minutes for All 2048 Bits
- Fully Decoded, 256 x 8 Organization
- Static MOS No Clocks Required
- Inputs and Outputs TTL Compatible
- Three-State Output OR-Tie Capability
- Simple Memory Expansion Chip Select Input Lead


The 8702A is a 256 word by 8 bit electrically programmable ROM ideally suited for microcomputer system development where fast turn-around and pattern experimentation are important. The 8702A undergoes complete programming and functional testing on each bit position prior to shipment, thus insuring 100% programmability.

The 8702A is packaged in a 24 pin dual-in line package with a transparent quartz lid. The transparent quartz lid allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written into the device. This procedure can be repeated as many times as required.

The circuitry of the 8702A is entirely static; no clocks are required.

A pin-for-pin metal mask programmed ROM, the Intel 8302, is ideal for large volume production runs of systems initially using the 8702A.

The 8702A is fabricated with silicon gate technology. This low threshold technology allows the design and production of higher performance MOS circuits and provides a higher functional density on a monolithic chip than conventional MOS technologies.



SILICON GATE MOS ROM 8316A

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias0°C to 70°C
Storage Temperature65°C to +150°C
Voltage On Any Pin With Respect
To Ground
Power Dissipation

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. AND OPERATING CHARACTERISTICS

 $T_A = 0^{\circ}C$ to $+70^{\circ}C$, $V_{CC} = 5V \pm 5\%$ unless otherwise specified

	PARAMETER		LIMITS			
SYMBOL		MIN.	TYP. ⁽¹⁾	MAX.	UNIT	TEST CONDITIONS
ILI	Input Load Current (All Input Pins)			10	μΑ	V _{IN} = 0 to 5.25V
ILOH	Output Leakage Current			10	μΑ	CS = 2.2V, V _{OUT} = 4.0V
ILOL	Output Leakage Current			-20	μΑ	CS = 2.2V, V _{OUT} = 0.45V
Icc	Power Supply Current		40	98	mA	All inputs 5.25V Data Out Open
VIL	Input "Low" Voltage	-0.5		0.8	٧	
ViH	Input "High" Voltage	2.0		V _{CC} +1.0V	V	
VoL	Output "Low" Voltage			0.45	V	I _{OL} = 2.0 mA
V _{OH}	Output "High" Voltage	2.2			٧	I _{OH} = -100 μA

⁽¹⁾ Typical values for $T_A = 25^{\circ}C$ and nominal supply voltage.

A.C. CHARACTERISTICS

 $T_A = 0$ °C to +70°C, $V_{CC} = +5V \pm 5\%$ unless otherwise specified

			LIMITS		
SYMBOL	PARAMETER	MIN.	TYP. ⁽¹⁾	MAX.	UNIT
t _A	Address to Output Delay Time		400	850	nS
tco	Chip Select to Output Enable Delay Time			300	nS
t _{DF}	Chip Deselect to Output Data Float Delay Time	0		300	nS

CONDITIONS OF TEST FOR A.C. CHARACTERISTICS

Output Load \dots 1 TTL Gate, and C_{LOAD} = 100 pF Input Pulse Levels $\dots \dots 0.8$ to 2.0V Input Pulse Rise and Fall Times .(10% to 90%) 20 nS Timing Measurement Reference Level

Input																1.	5١	,
Output									1	٥.	4	5'	٧	ţ	0	2.	2٨	,

CAPACITANCE(2) TA = 25°C, f = 1 MHz

		LIN	11TS
SYMBOL	TEST	TYP.	MAX.
C _{IN}	All Pins Except Pin Under Test Tied to AC Ground	4 pF	10 pF
C _{OUT}	All Pins Except Pin Under Test Tied to AC Ground	8 pF	15 pF

⁽²⁾ This parameter is periodically sampled and is not 100% tested.

SILICON GATE MOS 8702A

A.C. CHARACTERISTICS

 T_A = 0° C to +70° C, V_{CC} = +5V ±5%, V_{DD} = -9V ±5%, V_{GG} = -9V ±5% unless otherwise noted

SYMBOL	TEST	MINIMUM	TYPICAL	MAXIMUM	UNIT
Freq.	Repetition Rate			1	MHz
t _{OH}	Previous read data valid			100	ns
^t ACC	Address to output delay			1.3	иs
t _{DVGG}	Clocked V _{GG} set up	1.0		1.0	μs
t _{CS}	Chip select delay			400	ns
tco	Output delay from CS			900	ns
t _{CO}	Output deselect			400	ns
t _{OHC}	Data out hold in clocked V _{GG} mode (Note 1)			5	μs

Note 1. The output will remain valid for topic as long as clocked VGG is at VGC. An address change may occur as soon as the output is sensed (clocked VGG may still be at VCC). Data becomes invalid for the old address when clocked VGG is returned to VGG.

CAPACITANCE* T_A = 25°C


SYMBOL	TEST	MINIMUM	TYPICAL	MAXIMUM	UNIT	CONDITIONS
CIN	Input Capacitance		8	15	pF	VIN = VCC AII
C _{OUT}	Output Capacitance		10	15	ρF	CS = V _{CC} unused pins
C _{VGG}	V _{GG} Capacitance (Clocked V _{GG} Mode)			30	pF	$V_{OUT} = V_{CC}$ are at A.C. $V_{GG} = V_{CC}$ ground


This parameter is periodically sampled and is not 100% tested.


SWITCHING CHARACTERISTICS

Conditions of Test: Input pulse amplitudes: 0 to 4V; t_R , $t_F \le 50$ ns Output load is 1 TTL gate; measurements made at output of TTL gate ($t_{PQ} \le 15$ ns)

A) Constant ${\rm V_{GG}}$ Operation







PROGRAMMING OPERATION

D.C. AND OPERATING CHARACTERISTICS FOR PROGRAMMING OPERATION

 T_A = 25°C, V_{CC} = 0V, V_{BB} = +12V \pm 10%, \overline{CS} = 0V unless otherwise noted

SYMBOL	TEST	MIN.	TYP.	MAX.	UNIT	CONDITIONS
ILIIP	Address and Data Input Load Current			10	mA	V _{IN} = -48V
I _{L12P}	Program and V _{GG} Load Current			10	mA	V _{IN} = -48V
I _{BB}	V _{BB} Supply Load Current		.05		mA	
l _{DDP} (1)	Peak I _{DD} Supply Load Current		200		mA	V _{DD} = V _{prog} = -48V V _{GG} = -35V
VIHP	Input High Voltage			0.3	V	
V _{IL1P}	Pulsed Data Input Low Voltage	-46		-48	V	
V _{IL2P}	Address Input Low Voltage	-40		-48	V	:
V _{IL3P}	Pulsed Input Low V _{DD} and Program Voltage	-46		-48	V	
V _{IL4P}	Pulsed Input Low V _{GG} Voltage	-35		-40	V	

Note 1: IDDP flows only during VDD, VGG on time. IDDP should not be allowed to exceed 300mA for greater than 100µsec. Average power supply current IDDP is typically 40mA at 20% duty cycle.

A.C. CHARACTERISTICS FOR PROGRAMMING OPERATION

 $T_{AMBIENT}$ = 25°C, V_{CC} = 0V, V_{BB} = + 12V \pm 10%, \overline{CS} = 0V unless otherwise noted

SYMBOL	TEST	MIN.	TYP.	MAX.	UNIT	CONDITIONS
	Duty Cycle (V _{DD} , V _{GG})			20	%	
t _{φPW}	Program Pulse Width			3	ms	$V_{GG} = -35V, V_{DD} = V_{prog} = -48V$
t _{DW}	Data Set Up Time	25			μs	ļ
t _{DH}	Data Hold Time	10			μs	
t _{VW}	V _{DD} , V _{GG} Set Up	100			μs	
t _{VD}	V _{DD} , V _{GG} Hold	10		100	μs	
t _{ACW} (2)	Address Complement Set Up	25			μς	
t _{ACH} (2)	Address Complement Hold	25			μs	
t _{ATW}	Address True Set Up	10			μs	
^t ATH	Address True Hold	10			μs	

Note 2. All 8 address bits must be in the complement state when pulsed V_{DD} and V_{QG} move to their negative levels. The addresses (0 through 255) must be programmed as shown in the timing diagram for a minimum of 32 times.

PROGRAMMING INSTRUCTIONS FOR THE 8702A

I. Operation of the 8702A in Program Mode

Initially, all 2048 bits of the ROM are in the "0" state (output low). Information is introduced by selectively programming "1"s (output high) in the proper bit locations.

Word address selection is done by the same decoding circuitry used in the READ mode (see table on page 6 for logic levels). All 8 address bits must be in the binary complement state when pulsed V_{00} and V_{60} move to their negative levels. The addresses must be heid in their binary complement state for a minimum of 25 µsec after V_{00} and V_{60} have moved to their negative levels. The addresses must then make the transition to their true state a minimum of 10 µsec before the program pulse is applied. The addresses should be programmed in the sequence 0 through 255 for a minimum of 32 times. The eight output terminals are used as data inputs to determine the information pattern in the eight bits of each word. A low data input level (-48V) will program a "1" and a high data input level (ground) will leave a "0" (see table on page 6). All eight bits of one word are programmed simultaneously by setting the desired bit information patterns on the data input terminals

During the programming, V_{GG} , V_{DD} and the Program Pulse are pulsed signals.

II. Programming of the 8702A Using Intel®Microcomputers

Intel provides low cost program development systems which may be used to program its electrically programmable ROMs. Note that the programming specifications that apply to the 8702A are identical to those for Intel's 1702A.

A. Intellec®

The Intellec series of program development systems, the Intellec 8/Mod 8 and Intellec 8/Mod 80, are used as program development tools for the 8008 and 8080 microprocessors respectively. As such, they are equipped with a PROM programmer card and may be used to program Intel's electrically programmable and ultraviolet erasable ROMs.

An ASR-33 teletype terminal is used as the input device. Through use of the Intellec software system monitor, programs to be loaded into PROM may be typed in directly or loaded through the paper tape reader. The system monitor allows the program to be reviewed or altered at will prior to actually programming the PROM. For more complete information on these program development systems, refer to the Intel Microcomputer Catalog or the Intellec Specifications.

B. Users of the SIM8 microcomputer programming systems may also program the 8702A using the MP7-03 programmer card and the appropriate control ROMs:
SIM8 system—Control ROMs
A0860, A0861 and A0863.

III. 8702A Erasing Procedure

The 8702A may be erased by exposure to high intensity short-wave ultraviolet light at a wavelength of 257A. The recommended integrated dose (i.e., UV intensity x exposure time) is 6W-sec/cm². Examples of ultraviolet sources which can erase the 8702A in 10 to 20 minutes are the Model UVS-54 and Model S-52 short-wave ultraviolet lamps manufactured by Ultra-Violet Products, Inc. (5114 Walnut Grove Avenue, San Gabriel, California). The lamps should be used without short-wave filters, and the 8702A to be erased should be placed about one inch away from the lamp tubes.

SILICON GATE MOS 8101-2

Absolute Maximum Ratings*

Ambient Temperature Under Bias $0^{\circ} C$ to $70^{\circ} \, C$ Storage Temperature $\ \dots \ -65^{\circ}C$ to $+150^{\circ}C$ Voltage On Any Pin With Respect to Ground -0.5V to +7V

Power Dissipation 1 Watt

*COMMENT:


Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indi-cated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


D.C. and Operating Characteristics

 T_A = 0°C to 70°C, V_{CC} = 5V $\pm 5\%$ unless otherwise specified.

Symbol	Parameter	Min.	Typ. ^[1]	Max.	Unit	Test Conditions
ILI	Input Current			10	μΑ	V _{IN} = 0 to 5.25V
I _{LOH}	I/O Leakage Current ^[2]			15	μΑ	CE = 2.2V, V _{OUT} = 4.0V
ILOL	I/O Leakage Current ^[2]			-50	μΑ	CE = 2.2V, V _{OUT} = 0.45\
I _{CC1}	Power Supply Current		30	60	mA	$V_{IN} = 5.25V, I_{O} = 0mA$ $T_{A} = 25^{\circ}C$
I _{CC2}	Power Supply Current			70	mA	$V_{IN} = 5.25V, I_{O} = 0mA$ $T_{A} = 0^{\circ}C$
VIL	Input "Low" Voltage	-0.5		+0.65	٧	
VIH	Input "High" Voltage	2.2		Vcc	٧	
VoL	Output "Low" Voltage			+0.45	٧	I _{OL} = 2.0mA
VoH	Output "High" Voltage	2.2			V	I _{OH} = -150 μA

NOTE: 1. Typical values are for T_A = 25°C and nominal supply voltage.
2. Input and Output tied together.





intel®

Silicon Gate MOS 8708/8704

8192/4096 BIT ERASABLE AND ELECTRICALLY REPROGRAMMABLE READ ONLY MEMORY


- 8708 1024x8 Organization
- 8704 512x8 Organization
- Fast Programming Typ. 100 sec. For All 8K Bits
- Low Power During Programming
- Access Time 450 ns
- Standard Power Supplies +12V, ±5V
- Static No Clocks Required
- Inputs and Outputs TTL Compatible During Both Read and Program Modes
- Three-State Output OR-Tie Capability

The Intel *8708/8704 are high speed 8192/4096 bit erasable and electrically reprogrammable ROM's (EPROM) ideally suited where fast turn around and pattern experimentation are important requirements.

The 8708/8704 are packaged in a 24 pin dual-in-line package with transparent lid. The transparent lid allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written into the devices.

A pin for pin mask programmed ROM, the Intel®8308, is available for large volume production runs of systems initially using the 8708.

The 8708/8704 is fabricated with the time proven N-channel silicon gate technology.



SILICON GATE MOS 8708/8704

A.C. Characteristics

 $T_A = 0^{\circ}\text{C}$ to 70°C , $V_{CC} = +5\text{V} \pm 5\%$, $V_{DD} = +12\text{V} \pm 5\%$, $V_{BB} = -5\text{V} \pm 5\%$, $V_{SS} = 0\text{V}$, Unless Otherwise Noted.

Symbol	Parameter	Min.	Тур.	Max.	Unit
t _{ACC}	Address to Output Delay		280	450	ns
tco	Chip Select to Output Delay			120	ns
t _{DF}	Chip De-Select to Output Float	0		120	ns
t _{OH}	Address to Output Hold	0			ns

Capacitance^[1] T_A = 25°C, f = 1MHz


Symbol	Parameter	Тур.	Max.	Unit	Conditions
CIN	Input Capacitance	4	6	рF	V _{IN} =0V
C _{OUT}	Output Capacitance	8	12	рF	V _{OUT} =0V

Note 1. This parameter is periodically sampled and not 100% tested.

A.C. Test Conditions:

Output Load: 1 TTL gate and C_L = 100pF Input Rise and Fall Times: <20ns
Timing Measurement Reference Levels: 0.8V and 2.8V for inputs; 0.8V and 2.4V for outputs Input Pulse Levels: 0.65V to 3.0V

Waveforms



SILICON GATE MOS 8111-2

Absolute Maximum Ratings*

Ambient Temperature Under Bias 0°C to 70°C
Storage Temperature65°C to +150°C
Voltage On Any Pin
With Respect to Ground0.5V to +7V
Power Dissipation 1 Watt

*COMMENT:


Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


D.C. and Operating Characteristics

 $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{CC} = 5V \pm 5\%$, unless otherwise specified.

Symbol	Parameter	Min.	Typ.[1]	Max.	Unit	Test Conditions
1 _{L1}	Input Load Current			10	μΑ	V _{IN} = 0 to 5.25V
LOH	I/O Leakage Current			15	μΑ	CE = 2.2V, V _{I/O} = 4.0V
ILOL	I/O Leakage Current			-50	μΑ	ČĒ = 2.2V, V _{I/O} = 0.45V
I _{CC1}	Power Supply Current		30	60	mA	V _{IN} = 5.25V
						I _{I/O} = 0mA, T _A = 25°C
I _{CC2}	Power Supply Current			70	mA	V _{IN} = 5.25V
						I _{I/O} = 0mA, T _A = 0°C
VIL	Input Low Voltage	-0.5		+0.65	٧	
V _{IH}	Input High Voltage	2.2		V _{CC}	V	
VoL	Output Low Voltage			0.45	V	I _{OL} = 2.0mA
VoH	Output High Voltage	2.2			V	I _{OH} = -150 μA

NOTES: 1. Typical values are for $T_A = 25^{\circ} C$ and nominal supply voltage.






SILICON GATE MOS 8708/8704

Waveforms


(Logic levels and timing reference levels same as in the Read Mode unless noted otherwise.)

A) Program Mode





B) Read/Program/Read Transitions



- 1		v.	L			



Silicon Gate MOS 8302

2048 BIT MASK PROGRAMMABLE READ ONLY MEMORY


- Access Time 1 µsec Max.
- Fully Decoded, 256 x 8 Organization
- Inputs and Outputs TTL Compatible
- Three-State Output OR-Tie Capability
- Static MOS No Clocks Required
- Simple Memory Expansion Chip Select Input Lead
- 24-Pin Dual-In-Line Hermetically Sealed Ceramic Package

The Intel $^{\circ}8302$ is a fully decoded 256 word by 8 bit metal mask ROM. It is ideal for large volume production runs of microcomputer systems initially using the 8702A erasable and electrically programmable ROM. The 8302 has the same pinning as the 8702A.


The 8302 is entirely static — no clocks are required. Inputs and outputs of the 8302 are TTL compatible. The output is three-state for OR-tie capability. A separate chip select input allows easy memory expansion. The 8302 is packaged in a 24 pin dual-in-line hermetically sealed ceramic package.

The 8302 is fabricated with p-channel silicon gate technology. This low threshold allows the design and production of higher performance MOS circuits and provides a higher functional density on a monolithic chip than conventional MOS technologies.

PIN CONFIGURATION



BLOCK DIAGRAM



PIN NAMES

-	A ₀ - A ₇	ADDRESS INPUTS
ļ	CS	CHIP SELECT INPUT
Ì	DO1- DO8	DATA OUTPUTS

SILICON GATE MOS 8101-2

Absolute Maximum Ratings*

Ambient Temperature Under Bias 0° C to 70° C Storage Temperature -65°C to +150°C Voltage On Any Pin With Respect to Ground -0.5V to +7V Power Dissipation 1 Watt

*COMMENT:


Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indi-cated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


D.C. and Operating Characteristics

 $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{CC} = 5V \pm 5\%$ unless otherwise specified.

Symbol	Parameter	Min.	Typ. ^[1]	Max.	Unit	Test Conditions
ILI	Input Current			10	μΑ	V _{IN} = 0 to 5.25V
LOH	I/O Leakage Current[2]			15	μА	CE = 2.2V, V _{OUT} = 4.0V
LOL	I/O Leakage Current ^[2]			-50	μА	CE = 2.2V, V _{OUT} = 0.45\
I _{CC1}	Power Supply Current		30	60	mA	$V_{IN} = 5.25V, I_O = 0mA$ $T_A = 25^{\circ}C$
I _{CC2}	Power Supply Current			70	mA	$V_{IN} = 5.25V, I_{O} = 0mA$ $T_{A} = 0^{\circ}C$
VIL	Input "Low" Voltage	-0.5		+0.65	V	'A 00
VIH	Input "High" Voltage	2.2		V _{CC}	v	
VoL	Output "Low" Voltage			+0.45	v	I _{OL} = 2.0mA
V _{OH}	Output "High" Voltage	2.2			V	I _{OH} = +150 μA

NOTE: 1. Typical values are for T_A = 25°C and nominal supply voltage.
2. Input and Output tied together.





A.C. Characteristics $V_{A} = 0^{\circ} C \text{ to } +70^{\circ} C, V_{CC} = +5 V \pm 5\%, V_{DD} = -9 V \pm 5\%, V_{GG} = -9 V \pm 5\% \text{ unless otherwise noted}$

SYMBOL	TEST	MINIMUM	TYPICAL	MAXIMUM	UNIT
Freq.	Repetition Rate			1	MHz
tон	Previous read data valid			100	ns
tACC	Address to output delay		.700	1	μs
t _{DVGG}	Clocked V _{GG} set up	1			μs
tcs	Chip select delay		1	200	ns
t _{co}	Output delay from CS			500	ns
t _{OD}	Output deselect			300	ns
t _{OHC}	Data out hold in clocked V _{GG} mode (Note 1)			5	μs

Note 1. The output will remain valid for topic as long as clocked VGG is at VCC. An address change may occur as soon as the output is sensed (clocked VGG may still be at VCC). Data becomes invalid for the old address when clocked VGG is returned to VGG.

Capacitance* T_A = 25°C

SYMBOL	TEST	MINIMUM	TYPICAL	MAXIMUM	UNIT	CONDITIONS
CIN	Input Capacitance		5	10	pF	V _{IN} = V _{CC} All
C _{OUT}	Output Capacitance		5	10	pF	CS = V _{CC} unused pins
C _{VGG}	V _{GG} Capacitance (Clocked V _{GG} Mode)			30	pF	V _{OUT} V _{CC} are at A.C. V _{GG} = V _{CC} ground


*This parameter is periodically sempled and is not 100% tested.


Switching Characteristics

Conditions of Test:

Input pulse amplitudes: 0 to 4V; t_R , t_F ≤50 ns
Output load is 1 TTL gate; measurements made at output of TTL gate (t_{PD}≤15 ns)


A) Constant V_{GG} Operation








SILICON GATE MOS 8102-2


TYPICAL D.C. CHARACTERISTICS
















TYPICAL A.C. CHARACTERISTICS







Silicon Gate MOS 8308

8192 BIT STATIC MOS READ ONLY MEMORY Organization -- 1024 Words x 8 Bits


- Fast Access 450 ns
- Directly Compatible with 8080 CPU at Maximum Processor Speed
- Two Chip Select Inputs for Easy Memory Expansion
- Directly TTL Compatible All Inputs and Outputs
- Three State Output OR-Tie Capability
- Fully Decoded
- Standard Power Supplies +12V DC, ±5V DC

The Intel® 8308 is an 8,192 bit static MOS mask programmable Read Only Memory organized as 1024 words by 8-bits. This ROM is designed for 8080 microcomputer system applications where high performance, large bit storage, and simple interfacing are important design objectives. The inputs and outputs are fully TTL compatible.

A pin for pin compatible electrically programmed erasable ROM, the Intel $^{\circ}$ 8708, is available for system development and small quantity production use.


Two Chip Selects are provided $-\overline{\text{CS}}_1$ which is negative true, and $\text{CS}_2/\overline{\text{CS}}_2$ which may be programmed either negative or positive true at the mask level.


The 8308 read only memory is fabricated with N-channel silicon gate technology. This technology provides the designer with high performance, easy-to-use MOS circuits.




SILICON GATE MOS 8102 A-4


Typical D. C. and A. C. Characteristics















VIN LIMITS VS. TEMPERATURE








ACCESS TIME VS.



ACCESS TIME VS. LOAD CAPACITANCE



SILICON GATE MOS 8308

A.C. Characteristics

 $T_{A} = 0^{\circ}\text{C to } + 70^{\circ}\text{C}, \ V_{CC} = +5\text{V } \pm 5\%; \ V_{DD} = +12\text{V } \pm 5\%, \ V_{BB} = -5\text{V } \pm 5\%, \ V_{SS} = 0\text{V}, \ \text{Unless Otherwise Specified.}$

Symbol	Parameter		Limits[2]		
	i ai ametei	Min.	Тур.	Max.	Unit
tACC	Address to Output Delay Time		200	450	ns
tco ₁	Chip Select 1 to Output Delay Time		85	160	ns
t _{CO2}	Chip Select 2 to Output Delay Time		125	220	ns
t _{DF}	Chip Deselect to Output Data Float Time		125	220	ns

NOTE 2: Refer to conditions of Test for A.C. Characteristics. Add 50 nanoseconds (worst case) to specified values at VOH = 3.7V ⊗ I_{OH} = -1mA, C_L = 100pF.

CONDITIONS OF TEST FOR A.C. CHARACTERISTICS

 Output Load
 1 TTL Gate, and C_{LOAD} = 100pF

 Input Pulse Levels
 .65V to 3.3V


 Input Pulse Rise and Fall Times
 20 nsec

 Timing Measurement Reference Level
 ...

 ...
 2.4V V_{IH}, V_{OH}; 0.8V V_{IL}, V_{OL}

 $\label{eq:CAPACITANCE} \quad \text{T_A = 25°C, f = 1 MHz, V_{BB} = -5V, V_{DD}, V_{CC} and all other pins tied to V_{SS}. }$

Symbol	Test	Limits			
Syllibol	1620	Тур.	Max.		
CIN	Input Capacitance		6pF		
C _{OUT}	Output Capacitance		12pF		



SILICON GATE MOS 8107B-4

Absolute Maximum Ratings*

Temperature Under Bias	0°C to 70°C
Storage Temperature	-65° C to +150° C
•	
All Input or Output Voltages with Respect to the most Negative Supply Voltage, V _{BB}	
Supply Voltages V _{DD} , V _{CC} , and V _{SS} with Respect to V _{BB}	+20V to -0.3V
Power Dissipation	1.25W

*COMMENT:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. and Operating Characteristics

 $T_A = 0^{\circ} C \text{ to } 70^{\circ} C, V_{DD} = +12 V \pm 5\%, V_{CC} = +5 V \pm 5\%, V_{BB} [1] = -5 V \pm 5\%, V_{SS} = 0 V, unless otherwise noted.$

	l .	Limits			l	
Symbol	Parameter	Min.	Typ.[2]	Max.	Unit	Conditions
ILI	Input Load Current (all inputs except CE)		.01	10	μΑ	VIN = VIL MIN to VIH MAX
ILC	Input Load Current		.01	10	μА	VIN = VIL MIN to VIH MAX
Itol	Output Leakage Current for high impedance state		.01	10	μА	CE = V _{ILC} or CS = V _{IH} V _O = 0V to 5.25V
I _{DD1}	V _{DD} Supply Current during CE off ⁽³⁾		110	200	μА	CE = -1V to +.6V
I _{DD2}	V _{DD} Supply Current during CE on		80	100	mA	CE = V _{IHC} , T _A = 25°C
IDD AV1	Average V _{DD} Current		55	80	mA	Cycle time=470ns, t _{CE} = 300ns
IDD AV2	Average V _{DD} Current		27	40	mA	Cycle time = 1000ns, t _{CE} = 300ns
I _{CC1} [4]	V _{SC} Supply Current during CE off		.01	10	μА	CE = V _{ILC} or \overrightarrow{CS} = V _{IH}
l _{BB}	V _{BB} Supply Current		5	100	μА	
VIL	Input Low Voltage	-1.0		0.6	V	t _T = 20ns - See Figure 4
V _{IH}	Input High Voltage	2.4		V _{CC} +1	V	
VILC	CE Input Low Voltage	-1.0		+1.0	V	
V _{IHC}	CE Input High Voltage	V _{DD} -1		V _{DD} +1	V	
VoL	Output Low Voltage	0.0		0.45	V	I _{OL} = 2.0mA
VoH	Output High Voltage	2.4		Vcc	V	I _{OH} = -2.0mA

- NOTES:

 1. The only requirement for the sequence of applying voltage to the device is that VDD, VCC, and VSS should never be 3V more negative than VBB.

 2. Typicial values are for TA = 25°C and nominal power supply voltages.

 3. The IDD and ICC currents flow to VSS. The IBB current is the sum of all leekage currents.

 4. During CE on VCC supply current is dependent on output loading, VCC is connected to output buffer only.



MCS™ CUSTOM ROM **ORDER FORM**

8308 **ROM**


CUSTOMER	
P.O. NUMBER	
DATE	
For Inte	l use only
S#	PPPP
STD	ZZ
	DD
APP	DATE

All custom 8308 ROM orders must be submitted on this form. Programming information should be sent in the form of computer punched cards or punched paper tape per the formats designated on this order form. Additional forms are available from Intel.

MARKING

The marking as shown at the right must contain the Intel $\overset{\circledast}{\log}$, the product type (P8308), the 4-digit Intel pattern number (PPPP), a date code (XXXX), and the 2-digit chip number (DD). An optional customer identification number may be substituted for the chip number (ZZ). Optional Customer Number (maximum 9 characters or spaces).

CUSTOMER NUMBER .



MASK OPTION SPECIFICATIONS

A. CHIP NUMBER (CHIP SELECT OPTION)

Must be specified 0 or 1.

The chip number will be coded in terms of positive logic where a logic "1" is high level input.

Chip Select Truth Table

Chip Number	CS1	CS2	Selecte
0	0	0	Yes
1	0	1	Yes
0	1	0	No
1	1	1	No
Chip Numi	ber		

B. ROM Truth Table Format

Programming information should be sent in the form of computer punched cards or punched paper tape. In either case, a printout of the truth table should be accompanied with the order.

The following general format is applicable to the programming information sent to Intel:

- Data fields should be ordered beginning with the least significant address (0000) and ending with the most significant address (1023).
- A data field should start with the most significant bit and end with the least significant bit.
- The data field should consist of P's and N's. A P is to indicate a high level output (most positive) and an N a low level output (most negative). In terms of positive logic, a P is defined as a logic "1" and an N is defined as a logic "O". If the programming information is sent on a punched paper tape, then a start character, B, and an end character, F, must be used in the data field. See paragraph 2.
- Punched Card Format
 An 80-column Hollerith card (preferably interpreted) punched by an IBM 026 or 029 keypunch should be submitted. The first card will be a title card; the format is as follows:

SILICON GATE MOS 8107B-4

A.C. Characteristics $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{DD} = 12V \pm 5\%$, $V_{CC} = 5V \pm 10\%$, $V_{BB} = -5V \pm 5\%$,

READ, WRITE, AND READ MODIFY/WRITE CYCLE $V_{SS} = 0V$, unless otherwise noted.

Symbol	Parameter	Min.	Max.	Unit	Conditions
tREF	Time Between Refresh		2	ms	
tAC	Address to CE Set Up Time	0		ns	t _{AC} is measured from end of address transition
t _{AH}	Address Hold Time	100		ns	
tcc	CE Off Time	130		ns	
t _T	CE Transition Time	10	40	ns	
t _{CF}	CE Off to Output High Impedance State	0		ns	

READ CYCLE

Symbol	Parameter	Min.	Max.	Unit	Conditions
tcy	Cycle Time	470		ns	t _T = 20ns
tce	CE On Time	300	4000	ns	
tco	CE Output Delay		250	ns	C _{load} = 50pF, Load = One TTL Gate,
tACC	Address to Output Access		270	ns	Ref = 2.0V.
twL	CE to WE	0		ns	tACC = tAC + tCO + 1tT
twc	WE to CE on	0		ns	

WRITE CYCLE

Symbol	Parameter	Min.	Max.	Unit	Conditions	
tcy	Cycle Time	470		ns	t _T = 20ns	
t _{CE}	CE On Time	300	4000	ns		
tw	WE to CE Off	150		ns		
t _{CW}	CE to WE	150		ns		
t _{DW} [2]	D _{IN} to WE Set Up	0		ns		
t _{DH}	D _{IN} Hold Time	0		ns		
twp	WE Pulse Width	50		ns		

Read Modify Write Cycle

Symbol	Parameter	Min.	Max.	Unit	Conditions
^t RWC	Read Modify Write(RMW) Cycle Time	590		ns	t _T = 20ns
t _{CRW}	CE Width During RMW	420	4000	ns	
twc	WE to CE on	0		ns	
t _w	WE to CE off	150		ns	C _{load} = 50pF, Load = One TTL Gate,
t _{WP}	WE Pulse Width	50		ns	Ref = 2.0V
t _{DW}	D _{IN} to WE Set Up	0		ns	
t _{DH}	D _{IN} Hold Time	0		ns	
tco	CE to Output Delay		250	ns	
^t ACC	Access Time		270	ns	tACC = tAC + tCO + 1tT



Silicon Gate MOS ROM 8316A


16,384 BIT STATIC MOS READ ONLY MEMORY Organization—2048 Words x 8 Bits Access Time-850 ns max

- Single +5 Volts Power Supply Voltage
- Directly TTL Compatible All Inputs and Outputs
- Low Power Dissipation of 31.4 μW/Bit Maximum
- Three Programmable Chip Select Inputs for Easy Memory Expansion
- Three-State Output OR-Tie Capability
- Fully Decoded On Chip Address Decode
- Inputs Protected All Inputs Have Protection Against Static Charge

The Intel $^{\circ}$ 8316A is a 16,384-bit static MOS read only memory organized as 2048 words by 8 bits. This ROM is designed for microcomputer memory applications where high performance, large bit storage, and simple interfacing are important design objectives.

The inputs and outputs are fully TTL compatible. This device operates with a single +5V power supply. The three chip select inputs are programmable. Any combination of active high or low level chip select inputs can be defined and the desired chip select code is fixed during the masking process. These three programmable chip select inputs, as well as OR-tie compatibility on the outputs, facilitate easy memory expansion.


The 8316A read only memory is fabricated with N-channel silicon gate technology. This technology provides the designer with high performance, easy-to-use MOS circuits. Only a single +5V power supply is needed and all devices are directly TTL compatible.




SILICON GATE MOS 8107B-4

Typical System

Below is an example of a 16K x 8 bit memory circuit. Device decoding is done with the CE input. All devices are unselected during refresh with CS input. The 8210, 8205 and 8212 are standard Intel products.



SILICON GATE MOS ROM 8316A WAVEFORMS



16K ROM PROTOTYPING

ROM systems may be developed and programs may be verified using Intel's 1702A or 2708 PROMs.

SCHOTTKY BIPOLAR 8210

A.C. Characteristics $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{CC} = 5.0V \pm 5\%$, $V_{DD} = 12V \pm 5\%$

Symbol	Parameter	Min.	Тур.	Max.	Unit
t _{Ld+}	Delay Plus Rise Time for Low Voltage Drivers	5	13	20	ns
t _{Ld}	Delay Plus Fall Time for Low Voltage Drivers	5	13	20	ns
t _{Hd+}	Delay Plus Rise Time for High Voltage Driver	10	30	40	ns
t _{Hd}	Delay Plus Fall Time for High Voltage Driver	10	30	40	ns

Capacitance* T_A = 25°C


Symbol	Test	Тур.	Max.
CIN	Input Capacitance	6pF	12pF

*This parameter is periodically sampled and is not 100% tested. Condition of measurement is f = 1 MHz, V_{bias} = 2V, V_{CC} = 0V, and T_A = 25°C.


A.C. CONDITIONS OF TEST

Test Load: C_L= 200 pF for Low Voltage Drivers, C_L= 350 pF for High Voltage Drivers Input Pulse Amplitudes: 3.0V Input Pulse Rise and Fall Times: 5 ns between 1 volt and 2 volts Measurement Points: See Waveforms

Waveforms




LOW VOLTAGE DRIVER



Application

HIGH VOLTAGE OUTPUT CONNECTIONS



intel®

MCS™ **CUSTOM ROM ORDER FORM**

8316A **ROM**


P.O. NUMBER		
	For Intel use only	
S#	PPPP	
STD	ZZ	
	DD	
APP		
L		

All custom 8316A ROM orders must be submitted on this form. Programming information should be sent in the form of computer punched cards or punched paper tape per the formats designated on this order form. Additional forms are available from Intel.

MARKING

The marking as shown at the right must contain the Intel®logo, the product type (P8316A), the 4-digit Intel pattern number (PPPP), a date code (XXXX), and the 2-digit chip number (DD). An optional customer identification number may be substituted for the chip number (ZZ). Optional Customer Number (maximum 9 characters or spaces).

CUSTOMER NUMBER



MASK OPTION SPECIFICATIONS

A. CHIP NUMBER (Must be specified-any number from 0 through 7-DD).

The chip number will be coded in terms of positive logic where a logic "1" is a high level input.

Chip			
Number	CS3	CS2	CS1
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	Ó	1.1
6	1	1	0
7	1	1	1

B. ROM Truth Table Format

Programming information should be sent in the form of computer punched cards or punched paper tape. In either case, a printout of the truth table should be accompanied with the order. The following general format is applicable to the programming information sent to Intel:

- Data fields should be ordered beginning with the least significant address (0000) and ending with the most significant address (2047).
- A data field should start with the most significant bit and end with the least significant bit.
- The data field should consist of P's and N's. A P is to indicate a high level output (most positive) and an N a low level output (most negative). In terms of positive logic, a P is defined as a logic "1" and an N is defined as a logic "0". If the programming information is sent on a punched paper tape, then a start character, B, and an end character, F, must be used in the data field.


1. Punched Card Format

An 80-column Hollerith card (preferably interpreted) punched by an IBM 026 or 029 keypunch should be submitted. The first card will be a title card; the format is as follows:

SCHOTTKY BIPOLAR 8210

Typical System


Below is an example of a 16K \times 8 bit memory circuit. Device decoding is done with the CE input. All devices are unselected during refresh with CS input. The 8210, 8205 and 8212 are standard Intel products.



inte systems

RAMs

8102-2 5101 8101-2 8102A-4 8210 8111-2 8107B-4 8222





Silicon Gate MOS 8101-2

1024 BIT (256 x 4) STATIC MOS RAM WITH SEPARATE I/O

- 256 x 4 Organization to Meet Needs for Small System Memories
- Access Time 850 nsec Max.
- Single +5V Supply Voltage
- Directly TTL Compatible All Inputs and Output
- Static MOS No Clocks or Refreshing Required
- Simple Memory Expansion Chip Enable Input
- Inputs Protected All Inputs Have Protection Against Static Charge
- Low Cost Packaging 22 Pin Plastic Dual-In-Line Configuration
- Low Power Typically 150 mW
- Three-State Output OR-Tie Capability
- Output Disable Provided for Ease of Use in Common Data Bus Systems


The Intel®8101-2 is a 256 word by 4 bit static random access memory element using normally off N-channel MOS devices integrated on a monolithic array. It uses fully DC stable (static) circuitry and therefore requires no clocks or refreshing to operate. The data is read out nondestructively and has the same polarity as the input data.

The 8101-2 is designed for memory applications where high performance, low cost, large bit storage, and simple interfacing are important design objectives.

It is directly TTL compatible in all respects: inputs, outputs, and a single +5V supply. Two chip-enables allow easy selection of an individual package when outputs are OR-tied. An output disable is provided so that data inputs and outputs can be tied for common I/O systems. Output disable is then used to eliminate any bidirectional logic.

The Intel®8101-2 is fabricated with N-channel silicon gate technology. This technology allows the design and production of high performance, easy-to-use MOS circuits and provides a higher functional density on a monolithic chip than either conventional MOS technology or P-channel silicon gate technology.

Intel's silicon gate technology also provides excellent protection against contamination. This permits the use of low cost silicone packaging.



SCHOTTKY BIPOLAR 8212

Functional Description

Data Latch

The 8 flip-flops that make up the data latch are of a "D" type design. The output (Q) of the flip-flop will follow the data input (D) while the clock input (C) is high. Latching will occur when the clock (C) returns low

The data latch is cleared by an asynchronous reset input (CLR). (Note: Clock (C) Overides Reset (CLR).)

Output Buffer

The outputs of the data latch (Q) are connected to 3-state, non-inverting output buffers. These buffers have a common control line (EN); this control line either enables the buffer to transmit the data from the outputs of the data latch (Q) or disables the buffer, forcing the output into a high impedance state. (3-state)

This high-impedance state allows the designer to connect the 8212 directly onto the microprocessor bi-directional data bus.

Control Logic

The 8212 has control inputs $\overline{DS1}$, DS2, MD and STB. These inputs are used to control device selection, data latching, output buffer state and service request flip-flop.

DS1, DS2 (Device Select)

These 2 inputs are used for device selection. When $\overline{DS1}$ is low and DS2 is high $(\overline{DS1} \cdot DS2)$ the device is selected. In the selected state the output buffer is enabled and the service request flip-flop (SR) is asynchronously set.

MD (Mode)

This input is used to control the state of the output buffer and to determine the source of the clock input (C) to the data latch.

When MD is high (output mode) the output buffers are enabled and the source of clock (C) to the data latch is from the device selection logic ($\overline{DS1} \cdot DS2$). When MD is low (input mode) the output buffer state is determined by the device selection logic ($\overline{DS1} \cdot DS2$) and the source of clock (C) to the data latch is the STB (Strobe) input.

STB (Strobe)


This input is used as the clock (C) to the data latch for the input mode MD=0) and to synchronously reset the service request flip-flop (SR).

Note that the SR flip-flop is negative edge triggered.

Service Request Flip-Flop

The (SR) flip-flop is used to generate and control interrupts in microcomputer systems. It is asynchronously set by the CLR input (active low). When the (SR) flip-flop is set it is in the non-interrupting state.

The output of the (SR) flip-flop (Q) is connected to an inverting input of a "NOR" gate. The other input to the "NOR" gate is non-inverting and is connected to the device selection logic ($\overline{\text{DS1}} \cdot \text{DS2}$). The output of the "NOR" gate ($\overline{\text{INT}}$) is active low (interrupting state) for connection to active low input priority generating circuits.



A.C. Characteristics

READ CYCLE $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{CC} = 5V \pm 5\%$, unless otherwise specified.

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions	
^t RCY	Read Cycle	850			ns		
t _A	Access Time			850	ns		
tco	Chip Enable To Output			650	ns	(See below)	
top	Output Disable To Output			550	ns	•	
t _{DF} [1]	Data Output to High Z State	0		200	ns		
t _{ОН}	Previous Data Read Valid after change of Address	0			ns		

WRITE CYCLE

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions	
twcy	Write Cycle	850			ns		
t _{AW}	Write Delay	150			ns		
tcw	Chip Enable To Write	750			ns		
t _{DW}	Data Setup	500			ns	(See below)	
t _{DH}	Data Hold	100			ns		
tw P	Write Pulse	630			ns		
twr	Write Recovery	50			ns		

A. C. CONDITIONS OF TEST

Input Pulse Levels: +0.65 Volt to 2.2 Volt

Input Pulse Rise and Fall Times: Timing Measurement Reference Level: 1.5 Volt

Output Load: 1 TTL Gate and C_L = 100pF


Capacitance $T_A = 25^{\circ}C$, f = 1 MHz

Symbol	Test	Limits (pF)		
Symbol	rest	Тур.	Max.	
C _{IN}	Input Capacitance (All Input Pins) V _{IN} = 0V	4	8	
C _{OUT}	Output Capacitance V _{OUT} = 0V	8	12	

Waveforms



CE1 CE2



- NOTES: 1. tpp is with respect to the trailing edge of CE1, CE2, or OD, whichever occurs first.

 2. During the write cycle, OD is a logical 1 for common I/O and "don't care" for separate I/O operation.


 3. OD should be tied low for separate I/O operation.

SCHOTTKY BIPOLAR 8212

VIII. 8008 System

This shows the 8212 used in an 8008 microcomputer system. They are used to multiplex the data from three different sources onto the 8008 input data bus. The three sources of data are: memory data, input data, and the interrupt instruction. The 8212 is also used as the uni-directional bus driver to provide a proper drive to the address latches (both low order and high order are also 8212's) and to provide adequate drive to the output data bus. The control of these six 8212's in the 8008 system is provided by the control logic and clock generator circuits. These circuits consist of flip-flops, decoders, and gates to generate the control functions necessary for 8008 microcomputer systems. Also note that the input data port has a strobe input. This allows the proces-

sor to be interrupted from the input port directly. The control of the input bus consists of the data bus input signal, control logic, and the appropriate status signal for bus discipline whether memory read, input, or interrupt acknowledge. The combination of these four signals determines which one of these three devices will have access to the input data bus. The bus driver, which is implemented in an 8212, is also controlled by the control logic and clock generator so it can be 3-stated when necessary and also as a control transmission device to the address latches. Note: The address latches can be 3-stated for DMA purposes and they provide 15 milli amps drive, sufficient for large bus systems.





Silicon Gate MOS 8111-2

1024 BIT (256 x 4) STATIC MOS RAM WITH COMMON I/O AND OUTPUT DISABLE

- Organization 256 Words by 4 Bits
- Access Time 850 nsec Max.
- Common Data Input and Output
- Single +5V Supply Voltage
- Directly TTL Compatible All Inputs and Output
- Static MOS No Clocks or Refreshing Required
- Simple Memory Expansion Chip Enable Input
- Fully Decoded On Chip Address Decode
- Inputs Protected All Inputs Have Protection Against Static Charge
- Low Cost Packaging 18 Pin Plastic Dual-In-Line Configuration
- Low Power Typically 150 mW
- Three-State Output OR-Tie Capability


The Intel®8111-2 is a 256 word by 4 bit static random access memory element using normally off N-channel MOS devices integrated on a monolithic array. It uses fully DC stable (static) circuitry and therefore requires no clocks or refreshing to operate. The data is read out nondestructively and has the same polarity as the input data. Common input/output pins are provided.

The 8111-2 is designed for memory applications in small systems where high performance, low cost, large bit storage, and simple interfacing are important design objectives.

It is directly TTL compatible in all respects: inputs, outputs, and a single +5V supply. Separate chip enable (CE) leads allow easy selection of an individual package when outputs are OR-tied.


The Intel®111-2 is fabricated with N-channel silicon gate technology. This technology allows the design and production of high performance, easy-to-use MOS circuits and provides a higher functional density on a monolithic chip than either conventional MOS technology or P-channel silicon gate technology.


Intel's silicon gate technology also provides excellent protection against contamination. This permits the use of low cost silicone packaging.





SCHOTTKY BIPOLAR 8212


Typical Characteristics














SILICON GATE MOS 8111-2

A.C. Characteristics

READ CYCLE $T_A = 0^{\circ}\text{C to }70^{\circ}\text{C}, V_{CC} = 5\text{V }\pm5\%$, unless otherwise specified.

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
tRCY	Read Cycle	850			ns	
t _A	Access Time			850	ns	
tco	Chip Enable To Output			650	ns	(See below)
top	Output Disable To Output			550	ns	
t _{DF} [1]	Data Output to High Z State	0		200	ns	
tон	Previous Data Read Valid after change of Address	0			ns	

WRITE CYCLE

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions	
twcy	Write Cycle	850			ns		
t _{AW}	Write Delay	150			ns		
tcw	Chip Enable To Write	750			ns	(See below)	
t _{DW}	Data Setup	500			ns		
t _{DH}	Data Hold	100			ns		
twp	Write Pulse	630			ns		
t _{WR}	Write Recovery	50			ns		

A. C. CONDITIONS OF TEST

Input Pulse Levels: +0.65 Volt to 2.2 Volt Input Pulse Rise and Fall Times: 20nsec Timing Measurement Reference Level: 1.5 Volt Output Load: 1 TTL Gate and $C_L = 100 pF$


Capacitance TA = 25°C, f = 1 MHz

Symbol	TA	Limits (pF)		
Зутью	Test	Тур.	Max.	
C _{IN}	Input Capacitance (All Input Pins) V _{IN} = 0V	4	8	
C _{OUT}	Output Capacitance VOUT = 0V	10	15	

Waveforms

READ CYCLE

WRITE CYCLE



NOTE: 1. t_{DF} is with respect to the trailing edge of $\overline{CE1}$, $\overline{CE2}$, or OD, whichever occurs first.

SCHOTTKY BIPOLAR 8212

A.C. Characteristics

 $T_A = 0$ °C to +75°C $V_{CC} = +5V \pm 5\%$

Symbol	Parameter		Limits		Unit	Test Conditions
	Farameter	Min.	Тур.	Max.	- Olin	1 45t Conditions
t _{pw}	Pulse Width	30			ns	
t _{pd}	Data To Output Delay			30	ns	
t _{we}	Write Enable To Output Delay			40	ns	
t _{set}	Data Setup Time	15			ns	
t _h	Data Hold Time	20			ns	
,	Reset To Output Delay			40	ns	
l _s	Set To Output Delay			30	ns	
i _e	Output Enable/Disable Time			45	ns	
t _c	Clear To Output Delay			55	ns	


 $\label{eq:capacitance} \textbf{CAPACITANCE}^{\bullet} \quad \textbf{F} = \textbf{1} \ \textbf{MHz} \quad \textbf{V}_{\text{B:AS}} = \textbf{2.5V} \quad \textbf{V}_{\text{CC}} = +5 \textbf{V} \quad \textbf{T}_{\text{A}} = \textbf{25}^{\circ} \textbf{C}$

Symbol	Test	LIMITS		
		Тур.	Max.	
CIN	DS, MD Input Capacitance	9 pF	12 pF	
CIN	DS₂, CK, ACK, DI₁-DI₂ Input Capacitance	5 pF	9 pF	
Cour	DO ₁ -DO ₈ Output Capacitance	8 pF	12 pF	

^{*}This parameter is sampled and not 100% tested.

Switching Characteristics

CONDITIONS OF TEST
Input Pulse Amplitude = 2.5 V
Input Rise and Fall Times 5 ns
Between 1V and 2V Measurements made at 1.5V
with 15 mA & 30 pF Test Load



* INCLUDING JIG & PROBE CAPACITANCE



Silicon Gate MOS 8101-2

1024 BIT (256 x 4) STATIC MOS RAM WITH SEPARATE I/O

- 256 x 4 Organization to Meet Needs for Small System Memories
- Access Time 850 nsec Max.
- Single +5V Supply Voltage
- Directly TTL Compatible All Inputs and Output
- Static MOS No Clocks or Refreshing Required
- Simple Memory Expansion Chip Enable Input
- Inputs Protected All Inputs Have Protection Against Static Charge
- Low Cost Packaging 22 Pin Plastic Dual-In-Line Configuration
- Low Power Typically 150 mW
- Three-State Output OR-Tie Capability
- Output Disable Provided for Ease of Use in Common Data Bus Systems


The Intel 8101- 2° is a 256 word by 4 bit static random access memory element using normally off N-channel MOS devices integrated on a monolithic array. It uses fully DC stable (static) circuitry and therefore requires no clocks or refreshing to operate. The data is read out nondestructively and has the same polarity as the input data

The 8101-2 is designed for memory applications where high performance, low cost, large bit storage, and simple interfacing are important design objectives.

It is directly TTL compatible in all respects: inputs, outputs, and a single +5V supply. Two chip-enables allow easy selection of an individual package when outputs are OR-tied. An output disable is provided so that data inputs and outputs can be tied for common I/O systems. Output disable is then used to eliminate any bidirectional logic.

The Intel 8101-2 is fabricated with N-channel silicon gate technology. This technology allows the design and production of high performance, easy-to-use MOS circuits and provides a higher functional density on a monolithic chip than either conventional MOS technology or P-channel silicon gate technology.

Intel's silicon gate technology also provides excellent protection against contamination. This permits the use of low cost silicone packaging.



SILICON GATE MOS 8255

8255 BASIC FUNCTIONAL DESCRIPTION

General

The 8255 is a Programmable Peripheral Interface (PPI) device designed for use in 8080 Microcomputer Systems. Its function is that of a general purpose I/O component to interface peripheral equipment to the 8080 system bus. The functional configuration of the 8255 is programmed by the system software so that normally no external logic is necessary to interface peripheral devices or structures.

Data Bus Buffer

This 3-state, bi-directional, eight bit buffer is used to interface the 8255 to the 8080 system data bus. Data is transmitted or received by the buffer upon execution of INput or OUTput instructions by the 8080 CPU. Control Words and Status information are also transferred through the Data Bus buffer.

Read/Write and Control Logic

The function of this block is to manage all of the internal and external transfers of both Data and Control or Status words. It accepts inputs from the 8080 CPU Address and Control busses and in turn, issues commands to both of the Control Groups.

(CS)

Chip Select: A "low" on this input pin enables the communication between the 8255 and the 8080 CPU.

(RD)

Read: A "low" on this input pin enables the 8255 to send the Data or Status information to the 8080 CPU on the Data Bus. In essence, it allows the 8255.

(WR)


Write: A "low" on this input pin enables the 8080 CPU to write Data or Control words into the 8255.

(A₀ and A₁)

Port Select 0 and Port Select 1: These input signals, in conjunction with the $\overline{\text{RD}}$ and $\overline{\text{WR}}$ inputs, control the selection of one of the three ports or the Control Word Register. They are normally connected to the least significant bits of the Address Bus (A_0 and A_1).

8255 BASIC OPERATION

A ₁	A ₀	RD	WR	CS	(NPUT OPERATION (READ)
0	0	0	1	0	PORT A → DATA BUS
0	1	0	1	0	PORT B - DATA BUS
1	0	0	1	0	PORT C → DATA BUS
					OUTPUT OPERATION (WRITE)
0	0	1	0	0	DATA BUS → PORT A
0	1	1	0	0	DATA BUS → PORT B
1	0	1	0	0	DATA BUS → PORT C
1	1	1	0	0	DATA BUS → CONTROL
					DISABLE FUNCTION
×	х	×	×	1	DATA BUS → 3-STATE
1	1	0	1	0	LLEGAL CONDITION



8255 Block Diagram

SILICON GATE MOS 8102-2

A.C. CHARACTERISTICS $T_A = 0$ °C to 70 °C, $V_{CC} = 5V \pm 5\%$ unless otherwise specified

SYMBOL	PARAMETER					
		MIN.	TYP. (1)	MAX.	UNIT	
READ CYCLE						
t _{RC}	READ CYCLE	850			ns	
t _A	ACCESS TIME		500	850	ns	
tco	CHIP ENABLE TO OUTPUT TIME			500	ns	
^t OH1	PREVIOUS READ DATA VALID WITH RESPECT TO ADDRESS	50			ns	
t _{OH2}	PREVIOUS READ DATA VALID WITH RESPECT TO CHIP ENABLE	0			ns	
WRITE CYCL	Ε					
twc	WRITE CYCLE	850			ns	
t _{AW}	ADDRESS TO WRITE SETUP TIME	200	T		ns	
t _{WP}	WRITE PULSE WIDTH	600			ns	
t _{WR}	WRITE RECOVERY TIME	50	1		ns	
t _{DW}	DATA SETUP TIME	650			ns	
t _{DH}	DATA HOLD TIME	100			ns	
t _{CW}	CHIP ENABLE TO WRITE SETUP TIME	750	t	-	ns	

⁽¹⁾ Typical values are for TA=25°C and nominal supply voltage.


A.C. CONDITIONS OF TEST

CAPACITANCE TA = 25°C, f = 1 MHz


SYMBOL	TEST	LIMITS (pF)		
O T INDOE	1531	TYP.	MAX.	
CIN	INPUT CAPACITANCE (ALL INPUT PINS) V _{IN} = 0V	3	5	
C _{OUT}	OUTPUT CAPACITANCE V _{OUT} = 0V	7	10	

WAVEFORMS

READ CYCLE



WRITE CYCLE





SILICON GATE MOS 8255


MODE 0 PORT DEFINITION CHART


	Ą	В		GROUP A			GRO	UP B
D ₄	D ₃	D ₁	D ₀	PORT A	PORT C (UPPER)	#	PORT B	PORT C (LOWER)
0	0	0	0	OUTPUT	OUTPUT	0	OUTPUT	OUTPUT
0	0	0	1	OUTPUT	OUTPUT	1	OUTPUT	INPUT
0	0	1	0	OUTPUT	OUTPUT	2	INPUT	OUTPUT
0	0	1	1	OUTPUT	OUTPUT	3	INPUT	INPUT
0	1	0	0	OUTPUT	INPUT	4	OUTPUT	OUTPUT
0	1	0	1	OUTPUT	INPUT	5	OUTPUT	INPUT
0	1	1	0	OUTPUT	INPUT	6	INPUT	OUTPUT
0	1	1	1	OUTPUT	INPUT	7	INPUT	INPUT
1	0	0	0	INPUT	OUTPUT	8	OUTPUT	OUTPUT
1	0	0	1	INPUT	OUTPUT	9	OUTPUT	INPUT
1	0	1	0	INPUT	OUTPUT	10	INPUT	OUTPUT
1	0	1	1	INPUT	OUTPUT	11	INPUT	INPUT
1	1	0	0	INPUT	INPUT	12	OUTPUT	OUTPUT
1	1	0	1	INPUT	INPUT	13	OUTPUT	INPUT
1	1	1	0	INPUT	INPUT	14	INPUT	OUTPUT
1	1	1	1	INPUT	INPUT	15	INPUT	INPUT

MODE 0 CONFIGURATIONS











Silicon Gate MOS 8102A-4

1024 BIT FULLY DECODED STATIC MOS RANDOM ACCESS MEMORY

- Access Time --- 450 ns Max.
- Single +5 Volts Supply Voltage
- Directly TTL Compatible All Inputs and Output
- Static MOS No Clocks or Refreshing Required
- Low Power Typically 150 mW
- Three-State Output OR-Tie Capability
- Simple Memory Expansion Chip Enable Input
- Fully Decoded On Chip Address Decode
- Inputs Protected All Inputs Have Protection Against Static Charge
- Low Cost Packaging 16 Pin Plastic Dual-In-Line Configuration


The Intel®8102A-4 is a 1024 word by one bit static random access memory element using normally off N-channel MOS devices integrated on a monolithic array. It uses fully DC stable (static) circuitry and therefore requires no clocks or refreshing to operate. The data is read out nondestructively and has the same polarity as the input data.

The 8102A-4 is designed for microcomputer memory applications where high performance, low cost, large bit storage, and simple interfacing are important design objectives.


It is directly TTL compatible in all respects: inputs, output, and a single +5 volt supply. A separate chip enable (\overline{CE}) lead allows easy selection of an individual package when outputs are OR-tied.

The Intel 8102A-4 is fabricated with N-channel silicon gate technology. This technology allows the design and production of high performance, easy-to-use MOS circuits and provides a higher functional density on a monolithic chip than either conventional MOS technology or P-channel silicon gate technology.

Intel's silicon gate technology also provides excellent protection against contamination. This permits the use of low cost silicone packaging.



SILICON GATE MOS 8255



Operating Modes

Mode 1 (Strobed Input/Output)

This functional configuration provides a means for transferring I/O data to or from a specified port in conjunction with strobes or "handshaking" signals. In Mode 1, Port A and Port B use the lines on Port C to generate or accept these "handshaking" signals.

Mode 1 Basic Functional Definitions:

- Two Groups (Group A and Group B)
- Each group contains one 8-bit data port and one 4-bit control/data port.
- The 8-bit data port can be either input or output. Both inputs and outputs are latched.

 The 4-bit port is used for control and status of the
- 8-bit data port.

SILICON GATE MOS 8102 A-4

A. C. Characteristics T_A = 0°C to 70°C, V_{CC} = 5V \pm 5% unless otherwise specified

Symbol	Bauanastan.		i		
	Parameter	Min.	Typ.[1]	Max.	Unit
READ CYCL	E		<u> </u>		
t _{RC}	Read Cycle	450			ns
t _A	Access Time			450	ns
tco	Chip Enable to Output Time			230	ns
t _{OH1}	Previous Read Data Valid with Respect to Address	40			ns
t _{OH2}	Previous Read Data Valid with Respect to Chip Enable	0			ns
WRITE CYCI	LE		L		
twc	Write Cycle	450			ns
t _{AW}	Address to Write Setup Time	20			ns
t _{WP}	Write Pulse Width	300			ns
twR	R Write Recovery Time				ns
t _{DW}	Data Setup Time	300			ns
t _{DH}	Data Hold Time	0			ns
t _{CW}	Chip Enable to Write Setup Time	300			ns

NOTE: 1. Typical values are for T_A = 25°C and nominal supply voltage.

A.C. CONDITIONS OF TEST


Capacitance $^{[2]}T_A = 25^{\circ}C$, f = 1 MHz

SYMBOL	TEST	LIMITS (pF)		
31 WBOL	1691	TYP.[1]	MAX.	
CIN	INPUT CAPACITANCE (ALL INPUT PINS) V _{IN} = 0V	3	5	
C _{OUT}	OUTPUT CAPACITANCE V _{OUT} = 0V	7	10	


NOTE: 2. This parameter is periodically sampled and is not 100% tested.

Waveforms

READ CYCLE



WRITE CYCLE



SILICON GATE MOS 8255

Output Control Signal Definition

OBF (Output Buffer Full F/F)

The $\overline{\mbox{OBF}}$ output will go "low" to indicate that the CPU has written data out to the specified port. The OBF F/F will be set by the rising edge of the WR input and reset by the falling edge of the $\overline{\mbox{ACK}}$ input signal.

ACK (Acknowledge Input)

A "low" on this input informs the 8255 that the data from Port A or Port B has been accepted. In essence, a response from the peripheral device indicating that it has received the data output by the CPU.

INTR (Interrupt Request)


A "high" on this output can be used to interrupt the CPU when an output device has accepted data transmitted by the CPU. INTR is set by the rising edge of \overline{ACK} if \overline{OBF} is a "one" and INTE is a "one". It is reset by the falling edge of \overline{WR} .

INTE A


Controlled by bit set/reset of PC₆.

INTE B

Controlled by bit set/reset of PC₂.



Mode 1 Output



Basic Timing Output


FULLY DECODED RANDOM ACCESS 4096 BIT DYNAMIC MEMORY

- * Access Time -- 270 ns max.
- * Read, Write Cycle Times-470 ns max.
 - * Refresh Period -- 2 ms
- Low Cost Per Bit
- Low Standby Power
- Easy System Interface
- Only One High Voltage Input Signal – Chip Enable
- TTL Compatible -- All Address, Data, Write Enable, Chip Select Inputs
- Read-Modify-Write Cycle Time -- 590 ns
- Address Registers Incorporated on the Chip
- Simple Memory Expansion Chip Select Input Lead
- Fully Decoded On Chip Address Decode
- Output is Three State and TTL Compatible
- Industry Standard 22-Pin Configuration

The Intel 8107B is a 4096 word by 1 bit dynamic n-channel MOS RAM. It was designed for memory applications where very low cost and large bit storage are important design objectives. The 8107B uses dynamic circuitry which reduces the standby power dissipation.

Reading information from the memory is non-destructive. Refreshing is most easily accomplished by performing one read cycle on each of the 64 row addresses. Each row address must be refreshed every two milliseconds. The memory is refreshed whether Chip Select is a logic one or a logic zero.

The 8107B is fabricated with n-channel silicon gate technology. This technology allows the design and production of high performance, easy to use MOS circuits and provides a higher functional density on a monolithic chip than other MOS technologies. The 8107B uses a single transistor cell to achieve high speed and low cost. It is a replacement for the 8107B.



MODE DEFINITION SUMMARY TABLE

	МО	DE 0		MOI	DE 1
	IN	OUT		IN	OUT
PA ₀	IN	OUT		1N	OUT
PA ₁	IN	OUT		IN	OUT
PA ₂	IN	OUT		IN	OUT
PA ₃	IN	OUT		IN	OUT
PA ₄	IN	OUT		IN	OUT
PA ₅	IN	OUT		IN	OUT
PA ₆	IN	OUT		IN	OUT
PA ₇	IN	OUT		IN	OUT
PB ₀	IN	OUT		IN	OUT
PB ₁	IN	OUT		IN	OUT
PB ₂	IN	OUT		IN	OUT
PB ₃	IN	OUT		IN	OUT
PB ₄	IN	OUT		IN	OUT
PB ₅	IN	OUT		IN	OUT
PB ₆	IN	OUT	ļ	IN	OUT
PB ₇	IN	OUT		IN	OUT
PC ₀	IN	OUT		INTRB	INTRB
PC ₁	IN	OUT		IBFB	OBFB
PC ₂	IN	OUT		STBB	ACKB
PC ₃	IN	OUT		INTRA	INTRA
PC4	IN	OUT		STBA	1/0
PC ₅	IN	OUT		IBFA	1/0
PC ₆	IN	OUT		1/0	ACKA
PC7	IN	OUT		1/0	OBFA

MODE 2	
GROUP A ONLY	
←→	
←>	
←	
←→	
←→	
←	
←	
←→	
	1
	MODE 0
	OR MODE 1
	ONLY
1/0	
1/0	
1/0	
INTRA	
STBA	
IBFA	1:
ACKA	
OBFA	1:

Special Mode Combination Considerations

There are several combinations of modes when not all of the bits in Port C are used for control or status. The remaining bits can be used as follows:

If Programmed as Inputs -

All input lines can be accessed during a normal Port C read.

If Programmed as Outputs —

Bits in C upper (PC₇-PC₄) must be individually accessed using the bit set/reset function.

Bits in C lower (PC₃-PC₀) can be accessed using the bit set/reset function or accessed as a threesome by writing into Port C

Source Current Capability on Port B and Port C


Any set of <u>eight</u> output buffers, selected randomly from Ports B and C can source 1mA at 1.5 volts. This feature allows the 8255 to directly drive Darlington type drivers and high-voltage displays that require such source current.

Reading Port C Status


In Mode 0, Port C transfers data to or from the peripheral device. When the 8255 is programmed to function in Modes 1 or 2, Port C generates or accepts "hand-shaking" signals with the peripheral device. Reading the contents of Port C

allows the programmer to test or verify the "status" of each peripheral device and change the program flow accordingly.

There is no special instruction to read the status information from Port C. A normal read operation of Port C is executed to perform this function.




Mode 1 Status Word Format




Mode 2 Status Word Format

Read and Refresh Cycle [1] (Numbers in parentheses are for minimum cycle timing in ns)



Write Cycle



- NOTES: 1. For Refresh cycle row and column addresses must be stable before t_{AC} and remain stable for entire t_{AH} period.

 2. V_{IL} MAX is the reference level for measuring timing of the addresses, CS, WE, and D_{IN}.


 3. V_{IH} MIN is the reference level for measuring timing of CE.

 4. V_{SS} +2.0V is the reference level for measuring timing of CE.

 5. V_{DD} -2V is the reference level for measuring timing of CE.


 6. V_{SS} +2.0V is the reference level for measuring the timing of D_{OUT}.


 7. During CE high typically 0.5mA will be drawn from any address pin which is switched from low to high.





SILICON GATE MOS 8107B-4


Typical Characteristics




















D.C. CHARACTERISTICS $T_A = 0^{\circ}C$ to $70^{\circ}C$; $V_{CC} = +5V \pm 5\%$; $V_{SS} = 0V$

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
VIL	Input Low Voltage			.8	V	
V _{IH}	Input High Voltage	2.0			V	
VOL	Output Low Voltage			.4	V	I _{OL} = 1.6mA
V _{OH}	Output High Voltage	2.4			V	I _{OH} = -50μA (-100μA for D.B. Port)
loH ^[1]	Darlington Drive Current		2.0		mA	$V_{OH} = 1.5V$, $R_{EXT} = 390\Omega$
lcc	Power Supply Current		40		mA	

NOTE:


A.C. CHARACTERISTICS $T_A = 0^{\circ}C$ to $70^{\circ}C$; $V_{CC} = +5V \pm 5\%$; $V_{SS} = 0V$

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Condition
t _{WP}	Pulse Width of WR			430	ns	
t _{DW}	Time D.B. Stable Before WR	10			ns	
t _{WD}	Time D.B. Stable After WR	65			ns	
t _{AW}	Time Address Stable Before WR	20			ns	
twa	Time Address Stable After WR	35			ns	
t _{CW}	Time CS Stable Before WR	20			ns	
twc	Time CS Stable After WR	35			ns	
twB	Delay From WR To Output			500	ns	
t _{RP}	Pulse Width of RD	430			ns	
t _{IR}	RD Set-Up Time	50			ns	
tHR	Input Hold Time	50			ns	
t _{RD}	Delay From RD = 0 To System Bus	350			ns	1
top	Delay From RD = 1 To System Bus	150			ns	
tAR	Time Address Stable Before RD	50			ns	i i
tcR	Time CS Stable Before RD	50			ns	
tAK	Width Of ACK Pulse	500			ns	į .
t _{ST}	Width Of STB Pulse	350			ns	
tps	Set-Up Time For Peripheral	150			ns	
t _{PH}	Hold Time For Peripheral	150			ns	1
tRA	Hold Time for A ₁ , A ₀ After RD = 1	379			ns	;
t _{RC}	Hold Time For CS After RD = 1	5			ns	
t _{AD}	Time From $\overline{ACK} = 0$ To Output (Mode 2)			500	ns	
^t KD	Time From ACK = 1 To Output Floating			300	ns	
two	Time From WR = 1 To OBF = 0			300	ns	
tAO	Time From ACK = 0 To OBF = 1			500	ns	
tsı	Time From STB = 0 To IBF			600	ns	
t _{RI}	Time From RD = 1 To IBF = 0			300	ns	

Available on 8 pins only.

SILICON GATE MOS 8107B-4

Typical Current Transients vs. Time



Applications

Refresh

The 8107B-4 is refreshed by either a read cycle, write cycle, or read-modify write cycle. Only the selected row of memory array is refreshed. The row address is selected by the input signals A_0 thru A_5 . Each individual row address must receive at least one refresh cycle within any two milliseconds time period.

If a read cycle is used for refreshing, then the chip select input, \overline{CS} , can be a logic high or a logic low. If a write cycle or read-modify write cycle is used to refresh the device, then \overline{CS} must be a logic high. This will prevent writing into the memory during refresh.

Power Dissipation

The operating power dissipation of a selected device is the sum of $V_{DD} \times I_{DDAV}$ and $V_{BB} \times I_{BB}$. For a cycle of 400ns and t_{CE} of 230ns typical power dissipation is 456mW.

Standby Power

The 81078-4 is a dynamic RAM therefore when $V_{CE} = V_{ILC}$ very little power is dissipated. In a typical system most devices are in standby with V_{CE} at V_{ILC} . During this time only leakage currents flow (i.e., I_{DD1} , I_{CC1} , I_{BB} , I_{LO} , I_{L1}). The power dissipated during this inactive period is typically 1.4mW. The typical power dissipation required to perform refresh during standby is the refresh duty cycle, 1.3%, multiplied by the operating power dissipation, or 5.9mW. The total power dissipation during standby is then 7.3mW typical.

System Interfaces and Filtering

On the following page is an example of a 16K x 8 bit memory system. Device decoding is done with the CE input. All devices are unselected during refresh with CS. It is recommended that $1\mu F$ high frequency, low inductance capacitors be used on double sided boards. V_{CC} to V_{SS} decoupling is required only on the devices located around the periphery of the array. For each 36 devices a $100\mu F$ tantalum or equivalent capacitor should be placed from V_{DD} to V_{SS} close to the array.

				 1	
		1			
	1				
	-				
	-				
	-				

intel[®] Silicon Gate CMOS 5101, 5101L, 5101L-3

1024 BIT (256 x 4) STATIC CMOS RAM

*Ultra Low Standby Current: 15 nA/Bit for the 5101

- Fast Access Time 650 ns
- Single +5 V Power Supply
- CE₂ Controls Unconditional Standby Mode
- Directly TTL Compatible All Inputs and Outputs
- Three-State Output


The Intel® 5101 and 5101-3 are ultra-low power 1024 bit (256 words x 4-bits) static RAMs fabricated with an advanced ion-implanted silicon gate CMOS technology. The devices have two chip enable inputs. When CE_2 is at a low level, the minimum standby current is drawn by these devices, regardless of any other input transitions on the addresses and other control inputs. Also, when \overline{CE}_1 is at a high level and address and other control transitions are inhibited, the minimum standby current is drawn by these devices. When in standby the 5101 and 5101-3 draw from the single 5 volt supply only 15 microamps and 200 microamps, respectively. These devices are ideally suited for low power applications where battery operation or battery backup for non-volatility are required.

The 5101 and 5101-3 use fully DC stable (static) circuitry; it is not necessary to pulse chip select for each address transition. The data is read out non-destructively and has the same polarity as the input data. All inputs and outputs are directly TTL compatible. The 5101 and 5101-3 have separate data input and data output terminals. An output disable function is provided so that the data inputs and outputs may be wire OR-ed for use in common data I/O systems.

The 5101L and 5101L-3 are identical to the 5101 and 5101-3, respectively, with the additional feature of guaranteed data retention at a power supply voltage as low as 2.0 volts.

A pin compatible N-channel static RAM, the Intel 2101, is also available for low cost applications where a 256 x 4 organization is needed

The Intel ion-implanted, silicon gate, complementary MOS (CMOS) allows the design and production of ultra-low power, high performance memories.



8251 BASIC FUNCTIONAL DESCRIPTION

General

The 8251 is a Universal Synchronous/Asynchronous Receiver/Transmitter designed specifically for the 8080 Microcomputer System. Like other I/O devices in the 8080 Microcomputer System its functional configuration is programmed by the systems software for maximum flexibility. The 8251 can support virtually any serial data technique currently in use (including IBM "bi-sync").

In a communication environment an interface device must convert parallel format system data into serial format for transmission and convert incoming serial format data into parallel system data for reception. The interface device must also delete or insert bits or characters that are functionally unique to the communication technique. In essence, the interface should appear "transparent" to the CPU, a simple input or output of byte-oriented system data.

Data Bus Buffer

This 3-state, bi-directional, 8-bit buffer is used to interface the 8251 to the 8080 system Data Bus. Data is transmitted or received by the buffer upon execution of INput or OUTput instructions of the 8080 CPU. Control words, Command words and Status information are also transferred through the Data Rus Buffer.

Read/Write Control Logic

This functional block accepts inputs from the 8080 Control bus and generates control signals for overall device operation. It contains the Control Word Register and Command Word Register that store the various control formats for device functional definition.

RESET (Reset)

A "high" on this input forces the 8251 into an "Idle" mode. The device will remain at "Idle" until a new set of control words is written into the 8251 to program its functional definition

CLK (Clock)

The CLK input is used to generate internal device timing and is normally connected to the Phase 2 (TTL) output of the 8224 Clock Generator. No external inputs or outputs are referenced to CLK but the frequency of CLK must be greater than 30 times the Receiver or Transmitter clock inputs for synchronous mode (4.5 times for asynchronous mode).

WR (Write)

A "low" on this input informs the 8251 that the CPU is outputting data or control words, in essence, the CPU is writing out to the 8251.

RD (Read


A "low" on this input informs the 8251 that the CPU is inputting data or status information, in essence, the CPU is reading from the 8251.

C/D (Control/Data)

This input, in conjunction with the \overline{WR} and \overline{RD} inputs informs the 8251 that the word on the Data Bus is either a data character, control word or status information. 1 = CONTROL 0 = DATA

CS (Chip Select)

A "low" on this input enables the 8251. No reading or writing will occur unless the device is selected.



C/D	RD	WR	cs	
0	0	1	0	8251 → DATA BUS
0	1	0	0	DATA BUS → 8251
1	0	1	0	STATUS → DATA BUS
1	1	0	0	DATA BUS → CONTROL
×	х	X	1	DATA BUS ⇒ 3-STATE

SILICON GATE CMOS 5101, 5101-3, 5101L, 5101L-3

A.C. Characteristics for 5101, 5101-3, 5101L, 5101L-3 READ CYCLE $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{CC} = 5V \pm 5\%$, unless otherwise specified.

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
tRC	Read Cycle	650			ns	
t _A	Access Time			650	ns	
t _{CO1}	Chip Enable (CE1) to Output			600	ns	(See below)
t _{CO2}	Chip Enable (CE2) to Output			700	ns	(See Delow)
top	Output Disable To Output			350	ns	
tDF	Data Output to High Z State	0		150	ns	1
t _{OH1} ,	Previous Read Data Valid with Respect to Address Change	0			ns	
t _{OH2}	Previous Read Data Valid with Respect to Chip Enable	0			ns	

WRITE CYCLE

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
twc	Write Cycle	650			ns	
t _{AW}	Write Delay	150			ns	
t _{CW1}	Chip Enable (CE1) To Write	550			ns	(See below)
t _{CW2}	Chip Enable (CE2) To Write	550			ns	(See perow)
t _{DW}	Data Setup	400			ns	
t _{DH}	Data Hold	100			ns	
t _{WP}	Write Pulse	400			ns	
twR	Write Recovery	50			ns	
t _{DS}	Output Disable Setup	150			ns	-

A. C. CONDITIONS OF TEST

Input Pulse Levels: +0.65 Volt to 2.2 Volt Input Pulse Rise and Fall Times: 20nsec Timing Measurement Reference Level: 1.5 Volt Output Load: 1 TTL Gate and $C_L = 100 pF$

Capacitance^[2]T_A = 25°C, f = 1 MHz

0	T	Limits (pF		
Symbol	Test	Тур.	Max.	
C _{IN}	Input Capacitance (All Input Pins) V _{IN} = 0V	4	8	
COUT	Output Capacitance V _{OUT} = 0V	8	12	

Receiver Buffer

The Receiver accepts serial data, converts this serial input to parallel format, checks for bits or characters that are unique to the communication technique and sends an "assembled" character to the CPU. Serial data is input to the RxD pin.

Receiver Control

This functional block manages all receiver-related activities.

RxRDY (Receiver Ready)

This output indicates that the 8251 contains a character that is ready to be input to the CPU. RxRDY can be connected to the interrupt structure of the CPU or for Polled operation the CPU can check the condition of RxRDY using a status read operation. RxRDY is automatically reset when the character is read by the CPU.

RxC (Receiver Clock)

The Receiver Clock controls the rate at which the character is to be received. In Synchronous Mode, the frequency of \overline{RxC} is equal to the actual Baud Rate (1x). In Asynchronous Mode, the frequency of \overline{RxC} is a multiple of the actual Baud Rate. A portion of the mode instruction selects the value of the multiplier; it can be 1x, 16x or 64x the Baud Rate.

For Example:

If Baud Rate equals 300 Baud, RxC equals 300 Hz (1x) RxC equals 4800 Hz (16x) RxC equals 19.2 kHz (64x). If Baud Rate equals 2400 Baud, RxC equals 2400 Hz (1x) RxC equals 38.4 kHz (16x) RxC equals 153.6 kHz (64x).


Data is sampled into the 8251 on the rising edge of $\overline{\text{RxC}}.$


NOTE: In most communications systems, the 8251 will be handling both the transmission and reception operations of a single link. Consequently, the Receive and Transmit Baud Rates will be the same. Both \overline{TxC} and \overline{RxC} will require identical frequencies for this operation and can be tied together and connected to a single frequency source (Baud Rate Generator) to simplify the interface.

SYNDET (SYNC Detect)

This pin is used in SYNChronous Mode only. It is used as either input or output, programmable through the Control Word. It is reset to "low" upon RESET. When used as an output (internal Sync mode), the SYNDET pin will go "high" to indicate that the 8251 has located the SYNC character in the Receive mode. If the 8251 is programmed to use double Sync characters (bi-sync), then SYNDET will go "high" in the middle of the last bit of the second Sync character. SYNDET is automatically reset upon a Status Read operation.

When used as an input, (external SYNC detect mode), a positive going signal will cause the 8251 to start assembling data characters on the falling edge of the next $\overline{R}X\overline{C}$. Once in SYNC, the "high" input signal can be removed. The duration of the high signal should be at least equal to the period of $\overline{R}X\overline{C}$.





8251 Interface to 8080 Standard System Bus



Schottky Bipolar 8210


TTL-TO-MOS LEVEL SHIFTER AND HIGH VOLTAGE CLOCK DRIVER

- Four Low Voltage Drivers
- One High Voltage Driver
- TTL and DTL Compatible Inputs
- Outputs Compatible with 8107A MOS Memories
- Operates from Standard Bipolar and MOS Power Supplies
- Maximum MOS Device Protection Output Clamp Diodes

The Intel® 8210 is a Bipolar-to-MOS level shifter and high voltage driver which accepts TTL and DTL inputs. It contains four (4) low voltage drivers and one high voltage driver, each with current driving capabilities suitable for driving N-channel MOS memory devices. The 8210 is particularly suitable for driving the 8107A N-channel MOS memory chips. The 8210 operates from the 5 volt and 12 volt power supplies used to bias the memory devices.

The four low voltage drivers feature two common enable inputs per pair of drivers which permits address or data decoding. The high voltage driver swings the 12 volts required to drive the chip enable (clock) input for the 8107A.

The 8210 high voltage driver requires an externally connected PNP transistor. The PNP base is connected to pin 12, the collector to pin 11, and the emitter to pin 10 or V_{DD} . The use of a fast switching, high voltage, high current gain PNP, like the 2N5057 is recommended.




COMMAND INSTRUCTION DEFINITION

grammed by the Mode Instruction and the Sync Characters are loaded (if in Sync Mode) then the device is ready to be used for data communication. The Command Instruction controls the actual operation of the selected format. Functions such as: Enable Transmit/Receive, Error Reset and Modem Controls are provided by the Command Instruction. Once the Mode Instruction has been written into the 8251

Once the functional definition of the 8251 has been pro-

Once the Mode Instruction has been written into the 8251 and Sync characters inserted, if necessary, then all further "control writes" (C/ $\overline{D}=1$) will load the Command Instruction. A Reset operation (internal or external) will return the 8251 to the Mode Instruction Format.




STATUS READ DEFINITION

In data communication systems it is often necessary to examine the "status" of the active device to ascertain if errors have occurred or other conditions that require the processor's attention. The 8251 has facilities that allow the programmer to "read" the status of the device at any time during the functional operation.

A normal "read" command is issued by the CPU with the $\mbox{C/D}$ input at one to accomplish this function.

Some of the bits in the Status Read Format have identical meanings to external output pins so that the 8251 can be used in a completely Polled environment or in an interrupt driven environment.



Status Read Format

Command Instruction Format

Absolute Maximum Ratings*

Temperature Under Bias	All Input Voltages1.0 to +5.5V
Storage Tempe ature	Outputs for Low Voltage Drivers0.5 to +7V
Supply Voltage, V _{CC}	Outputs for Clock Driver1.0 to +13V
Supply Voltage, V _{DD}	Power Dissipation at 25°C 2W

^{*}COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating or ly and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. Characteristics T_A = 0°C to 70°C, V_{CC} = 5.0V ± 5%, V_{DD} = 12V ± 5%

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
IFD	Data Input Load Current		-0.25	mA	V _F = 0.45V
I _{FE}	Enable Input Load Current		-0.50	mA	V _F = 0.45V
I _{RD}	Data Input Leakage Current		10	μΑ	V _R = 12.6V
IRE	finable Input Leakage Current		20	μΑ	V _R = 12.6V
VoL	Output Low Voltage		0.45	V	I _{OL} = 3mA, V _{IH} = 2V
-OL	for all Drivers	-1.0		V	I _{OL} = -5mA
V _{OH1}	(lutput High Voltage	V _{CC} -1.0		V	$I_{OH} = -1 \text{ mA}, V_{IL} = 0.8 \text{ V}$
-061	for Low Voltage Drivers		V _{CC} +1.0	V	I _{OH} = 5mA
V _{OH2}	(lutput High Voltage	V _{DD} -0.75		V	I _{OH} = -1 mA, V _{IL} = 0.8V
Onz	for High Voltage Driver		V _{DD} + 0.5	V	I _{OH} = 5mA
l ₀₁	Fulsed Output Sink Current for Low Voltage Drivers	75		mA	V _O = 2V, V _{IH} = 2V
I _{O2}	Fulsed Output Sink Current for High Voltage Driver	100		mA	V _O = 3V, V _{IH} = 2V
l ₀₃	Fulsed Output Source Current for Low Voltage Drivers	-75		mA	Vo = Vcc -1.5V, ViL = 0.8V
104	Fulsed Output Source Current for High Voltage Driver	-100		mA	V _O = V _{DD} −3V, V _{IL} = 0.8V
VIL	Input Low Voltage, All Inputs		0.8	V	
V _{IH}	I nput High Voltage, All Inputs	2		V	

POWER SUPPLY CURRENT DRAIN AND POWER DISSIPATION All driver outputs are in the state indicated

					Test Conditions Input states to ensure the following output states:		Additional Test
Symbol Parameter Typ. Max. Unit		All Low Voltage Outputs	High Voltage Output	Conditions			
I _{CC1}	Current from V _{CC}	26	35	mA	Low	Low	
I _{DD1}	Current from V _{DD}	12	16	mA	Low	Low	1
P _{D1}	Power Dissipation	290	390	mW	Low	Low	
I _{CC2}	Current from V _{CC}	21	28	mA	Low	High	
I _{DD2}	Current from V _{DD}	26	35	mA	Low	High	
P _{D2}	Power Dissipation	450	600	mW	Low	High	V _{CC} = 5.25V,
Іссз	Current from V _{CC}	19	25	mA	High	Low	V _{DD} = 12.6V
I _{DD3}	Current from V _{DD}	12	16	mA	High	Low	
P _{D3}	Power Dissipation	260	340	mW	High	Low	
I _{CC4}	Current from V _{CC}	14	18	mA	High	High	
I _{DD4}	Current from V _{DD}	26	35	mA	High	High	
P _{D4}	Power Dissipation	410	550	mW	High	High	

^[1] This parameter is periodically sampled and is not 100% tested. Condition of measurement is T_A = 25°C, V_{CC} = 5V, V_{DD} = 12V.

D.C. Characteristics:

 T_A = 0°C to 70°C; V_{CC} = 5.0V ± 5%; V_{SS} = 0V

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
VIL	Input Low Voltage	V _{SS} 5		0.8	V	
VIH	Input High Voltage	2.0		Vcc	V	
VoL	Output Low Voltage			0.45	V	I _{OL} = 1.6mA
V _{OH}	Output High Voltage	2.2			V	$I_{OH} = -100\mu A (DB_{O}-7)$ $I_{OH} = -100\mu A (Others)$
l _{DL}	Data Bus Leakage			50	μА	V _{OUT} = 4.5V
ILI	Input Load Current			10	μА	@ 5.5V
Icc	Power Supply Current		45	80		

Capacitance

 $T_A = 25^{\circ}C$; $V_{CC} = V_{SS} = 0V$

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
GN	Input Capacitance			10	рF	fc = 1MHz
C _{I/O}	1/O Capacitance			20	pF	Unmeasured pins returned to V _{SS} .





Schottky Bipolar 8222

DYNAMIC MEMORY REFRESH CONTROLLER


- Adjustable Refresh Request Oscillator
- Ideal for 8107A, 8107B4K RAM Refresh
- Internal Address Multiplexer
- Up to 6 Row Input Addresses (64 x 64 Organization)


The 8222 is a refrash controller for dynamic RAMs requiring row refresh of up to 6 row input addresses (or 4K bits for 64 x 64 organization). The device contains an accurate refresh timer (whose frequency can be set by an external resistor and capacitor) plus all nicessary control and I/O circuitry to provide for the refresh requirements of dynamic RAMs. The chip's high performance makes it especially suitable for use with high speed N-channel RAMs like the 8107B. The 8222 is designed for large, asynchronously driven, dynamic memory systems.

















inte^s puter systems



Logic Element Example

Probably the most overlooked application of the 8205 is that of a general purpose logic element. Using the "on-chip" enabling gate, the 8205 can be configured to gate its decoded outputs with system timing signals and generatorbes that can be directly connected to latches; flip-flops and one-shots that are used throughout the system.

An excellent example of such an application is the "state decoder," in an 8008 CPU based system: The mode only is uses three bits of information (S0, S1, S2) that indicate the nature of the data on the Data Bus during each machine state. Decoding of these signals is vital to generate strobes that can load the address latches, control bus discipline and general machine functions.


In the figure below a circuit is shown using the 8205 as the "state decoder" for an 8008 CPU that not only decodes the $50,\,51,\,52$ outputs but gates these signals with the clock (phase 2) and the SYNC output of the 8008 CPU. The $\overline{11}$


and $\overline{12}$ decoded strobes can connect directly to devices like 8212s for latching the address information. The other decoded strobes can be used to generate signals to control the system data bus, memory timing functions and interrupt structure. RESET is connected to the enable gate so that strobes are not generated during system reset, eliminating accidental loading.

The power of such a circuit becomes evident when a single decoded strobe is logically broken down. Consider T1 output, the boolean equation for it would be:

$$\overline{T1} = (\overline{S0} \cdot S1 \cdot \overline{S2}) \cdot (\overline{SYNC} \cdot Phase 2 \cdot \overline{Reset})$$

A six input NAND gate plus a few inverters would be needed to implement this function. The seven remaining outputs would need a similar circuit to duplicate their function, obviously a substantial savings in components can be achieved when using such a technique.





State Control Coding

S₀ S₁ S₂ STAYE

0 1 0 T1

0 1 1 T1

0 0 1 1 71

0 0 0 WAIT

1 0 0 STOP

1 1 1 74

1 0 1 T5




Schottky Bipolar 8212

EIGHT-BIT INPUT/OUTPUT PORT

- Fully Parallel 8-Bit Data Register and Buffer
- Service Request Flip-Flop for Interrupt Generation
- Low Input Load Current —
 .25 mA Max.
- Three State Outputs
- Outputs Sink 15 mA
- 3.65V Output High Voltage for Direct Interface to 8080 CPU or 8008 CPU
- Asynchronous Register Clear
- Replaces Buffers, Latches and Multiplexers in Microcomputer Systems
- Reduces System Package

The 8212 input/cutput port consists of an 8-bit latch with 3-state output buffers along with control and device selection logic. Also included is a service request flip-flop for the generation and control of interrupts to the microprocessor.

The device is mul:imode in nature. It can be used to implement latches, gated buffers or multiplexets. Thus, all of the principal peripheral and input/output functions of a microcomputer system can be implemented with this device.




8205 SWITCHING CHARACTERISTICS

CONDITIONS OF TEST:


Input pulse amplitudes: 2.5V

Input rise and fall times: 5 nsec between 1V and 2V

Measurements are made at 1.5V



TEST WAVEFORMS




A.C. CHARACTERISTICS $T_A = 0^{\circ}\text{C}$ to +75°C, $V_{CC} = 5.0 \text{V} \pm 5\%$ unless otherwise specified.

SYMBOL	PARAMETER	MAX. LIMIT	UNIT	TEST	CONDITIONS		
t++			18	ns			
t_+	ADDRESS OR ENABLE	то	18	ns			
t,_	OUTPUT DELAY		18	ns			
t			18	ns			
C _{IN} (1)	INPUT CAPACITANCE	P8205	4(typ.)	pF	f = 1 MH	z, V _{CC} = 0V	
		C8205	5(typ.)	pF	VBIAS =	z, V _{CC} = 0V 2.0V, T _A = 25 ^o C	


This parameter is periodically sampled and is not 100% tested.

TYPICAL CHARACTERISTICS

ADDRESS OR ENABLE TO OUTPUT DELAY VS. LOAD CAPACITANCE



ADDRESS OR ENABLE TO OUTPUT DELAY VS. AMBIENT TEMPERATURE



Applications Of The 8212 -- For Microcomputer Systems

Basic Schematic Symbol

H Gated Buffer

Bi-Directional Bus Driver Ш

IV Interrupting Input Port

٧ Interrupt Instruction Port

Output Port

VII 8080 Status Latch

VIII 8008 System

ΙX 8080 System:

8 Input Ports

8 Output Ports


8 Level Priority Interrupt

I. Basic Schematic Symbols

VΙ

Two examples of ways to draw the 8212 on system as a system bus (bus containing 8 parallel lines). schematics—(1) the top being the detailed view
The output to the data bus is symbolic in referenceshowing pin numbers, and (2) the bottom being the symbolic view showing the system input or output

ing 8 parallel lines.




II. Gated Buffer (3-STATE)

The simplest use of the 8212 is that of a gated buffer. By tying the mode signal low and the strobe input high, the data latch is acting as a straight through gate. The output buffers are then enabled from the device selection logic $\overline{\text{DS1}}$ and DS2.

When the device selection logic is false, the outputs are 3-state.

When the device selection logic is true, the input data from the system is directly transferred to the output. The input data load is 250 micro amps. The output data car sink 15 milli amps. The minimum high output is 3.35 volts.



INTERRUPTS IN MICROCOMPUTER SYSTEMS

Microcomputer system design requires that I/O devices such as keyboards, displays, sensors and other components receive servicing in an efficient method so that large amounts of the total systems tasks can be assumed by the microcomputer with little or no effect on throughput.


The most common method of servicing such devices is the Polled approach. This is where the processor must test each device in sequence and in effect "ask" each one if it needs servicing. It is easy to see that a large portion of the main program is looping through this continuence polling cycle and that such a method would have a serious, detrimental effect on system throughput thus limiting the tasks that could be assumed by the microcomputer and reducing the cost effectiveness of using such devices.

A more desireable method would be one that would allow the microprocessor to be executing its main program and only stop to service peripheral devices when it is told to do so by the device itself. In effect, the method would provide an external asynchronous input that would inform the processor that it should complete whatever instruction that is currently being executed and fetch a new routine that will service the requesting device. Once this servicing is complete however the processor would resume exactly where it left off.


This method is called **Interrupt**. It is easy to see that system throughput would drastically increase, and thus more tasks could be assumed by the microcomputer to further enhance its cost effectiveness.

The Priority Interrupt Control Unit (PICU) functions as an overall manager in an Interrupt-Driven system environment. It accepts requests from the peripheral equipment, determines which of the incoming requests is of the highest importance (priority), ascertains whether the incoming request has a higher priority value than the level currently being serviced and issues an Interrupt to the CPU based on this determination.

Each peripheral device or structure usually has a special program or "routine" that is associated with its specific functional or operational requirements; this is referred to as a "service routine". The PICU, after issuing an Interrupt to the CPU, must somehow input information into the CPU that can "point" the Program Counter to the service routine associated with the requesting device. The PICU encodes the requesting level into such information for use as a "vector" to the correct Interrupt Service Routine.



Polled Method




Interrupt Method

VI. Output Port (With Hand-Shaking)

The 8212 can be used to transmit data from the data bus to a system output. The output strobe could be a hand-shaking signal such as "reception of data" from the device that the system is outputting to. It in turn, can interrupt the system signifying the reception of data The selection of the port comes from the device selection logic. (DS1 DS2)


OUTPUT PORT (WITH HAND-SHAKING)




VII. 8080 Status Latch

Here the 8212 is used as the status latch for an 8080 microcomputer system. The input to the 8212 latch is directly from the 8080 data bus. Timing shows that when the \$:YNC signal is true, which is connected to the DS2 input and the phase 1 signal is true, which is ϵ TTL level coming from the clock generator; then, the status data will be latched into the 8212.

Note: The mode signal is tied high so that the output on the latch is active and enabled all the time. It is shown that the two areas of concern are the bidirectional data bus of the microprocessor and the control bus.





16 Level Controller

IX. 8080 System

This drawing st ows the 8212 used in the I/O section of an 8080 microcomputer system. The system consists of 8 input ports, 8 output ports, 8 level priority systems, and a bidirectional bus driver. (The data bus within the system is darkened for emphasis). Basically, the operation would be as follows: The 8 ports, for example, could be connected to 8 keyboards, each keyboard having its own priority level. The keyboard could provide a strobe input of its own which would clear the service request flip-flop. The INT signals are connected to an 8 level priority encoding circuit. This circuit provides a positive true level to the central processor (INT) along with a three-bit code to the interrupt instruction port for the generation of RESTART instructions. Once the processor has t een interrupted and it acknowledges the reception of the interrupt, the Interrupt Acknowledge signal is generated. This signal transfers data in the form of a RESTART instruction onto the buffered data bus When the DBIN signal is true this RESTART instruction is gated into the microcomputer, in this case, the 8080 CPU. The 8080 then performs a softwar - controlled interrupt service routine, saving the status of its current operation in the push-down stack and performing an INPUT instruction. The INPUT instruction thus sets the INP status bit, which is common to all input ports.

Also present is the address of the device on the 8080 address bus which in this system is connected to an 8205, one out of eight decoder with active low outputs. These active low outputs will enable one of the input ports, the one that interrupted the processor, to put its data onto the buffered data bus to be transmitted to the CPU when the data bus input signal is true. The processor can also output data from the 8080 data bus to the buffered data bus when the data bus input signal is false. Using the same address selection technique from the 8205 decoder and the output status bit, we can select with this system one of eight output ports to transmit the data to the system's output device structure.

Note: This basic I/O configuration for the 8080 can be expanded to 256 input devices and 256 output devices all using 8212 and, of course, the appropriate decoding.

Note that the 8080 is a 3.3-volt minimum high input requirement and that the 8212 has a 3.65-volt minimum high output providing the designer with a 350 milli volt noise margin worst case for 8080 systems when using the 8212.

SCHOTTKY BIPOLAR 8216/8226

FUNCTIONAL DESCRIPTION

Microprocessors like the 8080 are MOS devices and are generally capable of driving a single TTL toad. The same is true for MOS memory devices. While this type of drive is sufficient in small systems with few components, quite often it is necessary to buffer the microprocessor and memories when adding components or expanding to a multi-board system.

The 8216/8226 is a four bit bi-directional bus driver specifically designed to buffer microcomputer system components.

Bi-Directional Driver

Each buffered line of the four bit driver consists of two separate buffers that are tri-state in nature to achieve direct bus interface and bi-directional capability. On one side of the driver the output of one buffer and the input of another are tied together (DB), this side is used to interface to the system side components such as memories, I/O, etc., because its interface is direct TTL compatible and it has high drive (50mA). On the other side of the driver the inputs and outputs are separated to provide maximum flexibility. Of course, they can be tied together so that the driver can be used to buffer a true bi-directional bus such as the 8080 Data Bus. The DO outputs on this side of the driver have a special high voltage output drive capability (3.65V) so that direct interface to the 8080 and 8008 CPUs is achieved with an adequate amount of noise immunity (350mV worst case).

Control Gating DIEN, CS

The $\overline{\text{CS}}$ input is actually a device select. When it is "high" the output drivers are all forced to their high-impedance state. When it is at "zero" the device is selected (enabled) and the direction of the data flow is determined by the $\overline{\text{DIEN}}$ input.

The DIEN input controls the direction of data flow (see Figure 1) for complete truth table. This direction control is accomplished by forcing one of the pair of buffers into its high impedance state and allowing the other to transmit its data. A simple two gate circuit is used for this function.

The 8216/8226 is a device that will reduce component count in microcomputer systems and at the same time enhance noise immunity to assure reliable, high performance operation.




Figure 1. 8216/8226 Logic Diagrams

Absolute Maximum Ratings*

Temperature Ur der Bias Plastic ... -65°C to +75°C
Storage Temperature -65°C to +160°C
Storage Temperature -65°C to +160°C All Output or St pply Voltages $\dots -0.5$ to +7 Volts All Input Voltages -1.0 to 5.5 Volts

D.C. Characteristics

 $T_A = 0$ °C to +75°C $V_{CC} = +5V \pm 5\%$

Symbol		Parameter		Limits		Unit		Test Conditions
		raiailletei	Min.	Тур.	Max.	Jill		lest Colluitions
l _F		_oad Current ⊃S₂, CR, DI₁-DI₃ Inputs			25	mA	V _F =	.45V
F	Input MD In	_oad Current put			75	mA	V _F =	.45V
F	Input DS, Ir	_oad Current put			-1.0	mA	V _F =	.45V
l _R		_eakage Current DS, CR, DI,-DI ₈ Inputs			10	μΑ	V _R =	5.25V
I _R	Input MO Ir	_eakage Current put			30	μΑ	V _R =	5.25V
l _R	Input DS, Ir	Leakage Current put			40	μΑ	V _R =	5.25V
V _c	Input	Forward Voltage Clamp			-1	V	Ic =	-5 mA
V _{IL}	Input	"Low" Voltage			.85	٧		
V _{IH}	Input	"High" Voltage	2.0			V		
Vol	Outpu	t "Low" Voltage			.45	V	IoL =	15 mA
V _{OH}	Outpu	t "High" Voltage	3.65	4.0		V	I _{OĤ} =	-1 mA
I _{sc}	Short	Circuit Output Current	-15		-75	mA	Vo =	DV
I _o		t Leakage Current mpedance State			20	μΑ	V ₀ =	.45V/5.25V
I _{cc}	Powe	Supply Current		90	130	mA		

SCHOTTKY BIPOLAR 8216/8226

D.C. AND OPERATING CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS*

 Temperature Under Bias
 0°C to 70°C

 Storage Temperature
 -65°C to +150°C

 All Output and Supply Voltages
 -0.5V to +7V

 All Input Voltages
 -1.0V to +5.5V


 Output Currents
 125 mA

*COMMENT: Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.

 $T_A = 0^{\circ}C \text{ to } +70^{\circ}C, V_{CC} = +5V \pm 5\%$

				Limits					
Symbol	Parameter	Min.	Тур.	Max.	Unit		Conditions		
l _{F1}	Input Load Current DIE		-0.15	5	mA	V _F	= 0.45		
I _{F2}	Input Load Current All	Other Inp	outs		-0.08	25	mA	V _F	= 0.45
I _{R1}	Input Leakage Current I	DIEN, CS				20	μΑ	VR	= 5.25V
I _{R2}	Input Leakage Current I	Ol Inputs				10	μА	VR	= 5.25V
V _C	Input Forward Voltage			-1	V	lc:	-5mA		
VIL	Input "Low" Voltage					.95	V		
V _{IH}	Input "High" Voltage		2.0			V	T		
lol	Output Leakage Current (3-State)	DO DB			20 100	μΑ	V _O	= 0.45V/5.25V	
	Bourse Const. Comment	8216			95	130	mA	1	
lcc	Power Supply Current	8226			85	120	mA		
V _{OL1}	Output "Low" Voltage				0.3	.45	V		Outputs I _{OL} =15mA Outputs I _{OL} =25mA
V _{OL2}	Output "Low" Voltage	8216			0.5	.6	V	DB	Outputs IOL=55mA
VOL2	Output Low Voltage	8226			0.5	.6	٧	DB	Outputs IOL=50mA
V _{OH1}	Output "High" Voltage	3.65	4.0		V	DO	Outputs IOH = -1mA		
V _{OH2}	Output "High" Voltage			2.4	3.0		٧	DB	Outputs I _{OH} = -10mA
los	Output Short Circuit Current		-15 -30	-35 -75	-65 -120	mA mA		Outputs V _O ≅0V, Outputs V _{CC} =5.0V	

NOTE: Typical values are for $T_A = 25^{\circ} C$, $V_{CC} = 5.0 V$.






Silicon Gate MOS 8255

PROGRAMMABLE PERIPHERAL INTERFACE

- 24 Programmable I/O Pins
- Completely TTL Compatible
 Fully Compatible with MCS™-8 and MCS™-80 Microprocessor Families
- Direct Bit Set/Reset Capability
 Easing Control Application Interface
- 40 Pin Dual In-Line Package
- Reduces System Package Count

The 8255 is a general purpose programmable I/O device designed for use with both the 8008 and 8080 microprocessors. It has 24 I/O pins which may be individually programmed in two groups of twelve and microprocessors. It has 24 I/O pins which may be individually programmed in two groups of twelve I/O pins may be used in three major modes of operation. In the first mode (Mode 0), each group of twelve I/O pins may be programmed in sits of 4 to be input or output. In Mode 1, the second mode, each group may be programmed to have 8 lines of input or output. Of the remaining four pins three are used for handshaking and interrupt control signals. The third mode of operation (Mode 2) is a Bidirectional Bus mode which uses 8 lines for a bidirectional bus and five lines, borrowing one from the other group, for handshaking.

Other features of the 8255 include bit set and reset capability and the ability to source 1mA of current at 1.5 volts. This allows darlington transistors to be directly driven for applications such as printers and high voltage displays.



8253 PRELIMINARY FUNCTIONAL DESCRIPTION

In Microcomputer-based systems the most common interface is to a mechanical device such as a printer head or stepper motor. All such devices have inherent delays that must be accounted for if accurate and reliable performance is to be achieved. The systems software allows for such delays by programmed timing loops. This type of programming requires significant overhead and maintenance of multiple loops gets extremely complicated.


The 8253 Programmable Interval Timer is a single chip solution to system timing problems. In essence, it is a group of three 16-bit counters that are independent in nature but driven commonly as I/O peripheral ports. Instead of setting up timing loops in the system software, the programmer configures the 8253 to match his requirements. The programmer initializes one of the three counters of the 8253 with the quantity and mode desired then, upon command, the 8253 will count out the delay and interrupt the microcomputer when it has finished its task. It is easy to see that the software overhead is minimal and that multiple delays can be easily maintained by assigned interrupt levels to different counters. Other functions that are non-delay in nature and require counters can also be implemented with the 8253.

- Programmable Baud Rate Generator
- Event Counter
- Binary Rate Multiplier
- Real Time Clock


System Interface

The 8253 is a component of the MCS-80 system and interfaces in the same manner as all other peripherals of the family. It is treated by the systems software as an array of I/O ports; three are counters and the fourth is a control register for programming. The OUT lines of each counter would normally be tied to the interrupt request inputs of the 8259.

The 8253 represents a significant improvement for solving one of the most common problems in system design and reducing software overhead.



8253 Block Diagram.



8253 System Interface.

(RESET)

Reset: A "high" on this input clears all internal registers including the Control Register and all ports (A, B, C) are set to the input mode.

Group A and Group B Controls

The functional configuration of each port is programmed by the systems software. In essence, the 8080 CPU "outputs" a control word to the 8255. The control word contains information such as "mode", "bit set", "bit reset" etc. that initialize: the functional configuration of the 8255.

Each of the Cont ol blocks (Group A and Group B) accepts "commands" froin the Read/Write Control Logic, receives "control words" from the internal data bus and issues the proper commands to its associated ports.

Control Group A — Port A and Port C upper (C7-C4) Control Group B — Port B and Port C lower (C3-C0)

The Control Word Register can Only be written into. No Read operation of the Control Word Register is allowed.

Ports A. B. and C


The 8255 contains three 8-bit ports (A, B, and C). All can be configured in a wide variety of functional characteristics by the system software but each has its own special features or "personality" to further enhance the power and flexibility of the 8255.

Port A: One 8-bit data output latch/buffer and one 8-bit data input latch.

Port B: One 8-bit data input/output latch/buffer and one 8-bit data input buffer.

Port C: One 8-bit data output latch/buffer and one 8-bit data input buffer (no latch for input). This port can be divided into two 4-bit ports under the mode control. Each 4-bit port contains a 4-bit latch and it can be used for the control signal outputs and status signal inputs in conjunction with Ports A and B.

8255 BLOCK DIAGRAM



PIN CONFIGURATION

PA3	$\neg \smile$	40 PA4
PA2 7		39 PA5
PA1 3		38 PA6
PAO A		37 F PA7
RD B		36 WB
CS B		35 RESET
GND 7		34 D ₀
A1 🗆 B		33 E D,
A0 🗆		32 D,
PC7 Ho		31 0 03
PC6	8255	30 0 0
PC5 2		29 0
PC4 3		28 D D6
PC0 14		_ ·
PC1 15		P -7
PC2 16		Г 🕶
PC3 17		26 P87
		P
PB0 18		23 PB5
40		22 PB4
P82 20		21 PB3

PIN NAMES

D ₇ -D ₀	DATA BUS (BI-DIRECTIONAL)
RESET	RESET INPUT
ĆŠ	CHIP SELECT
ŔĎ	READ INPUT
WR	WRITE INPUT
A0, A1	PORT ADDRESS
PA7-PA0	PORT A (BIT)
P87-PB0	PORT B (BIT)
PC7-PC0	PORT C (BIT)
Vcc	+5 VOLTS
CND	# VOLTS

8257 PRELIMINARY FUNCTIONAL DESCRIPTION

The transfer of data between a mass storage device such as a floppy disk or mag cassette and system RAM memory is often limited by the speed of the microprocessor. Removing the processor during such a transfer and letting an auxillary device manage the transfer in a more efficient manner would greatly improve the speed and make mass storage devices more attractive, even to the small system designer.


The transfer technique is called DMA (Direct Memory Access); in essence the CPU is idled so that it no longer has control of the system bus and a DMA controller takes over to manage the transfer.

The 8257 Programmable DMA Controller is a single chip, four channel device that can efficiently manage DMA activities. Each channel is assigned a priority level so that if multi-DMA activities are required each mass storage device can be serviced, based on its importance in the system. In


operation, a request is made from a peripheral device for access to the system bus. After its priority is accepted a HOLD command is ussued to the CPU, the CPU issues a HLDA and that DMA channel has complete control of the system bus. Transfers can be made in blocks, suspending the processors operation during the entire transfer or, the transfer can be made a few bytes at a time, hidden in the execution states of each instruction cycle, (cycle-stealing).

The modes and priority resolving are maintained by the system software as well as initializing each channel as to the starting address and length of transfer.

The system interface is similar to the other peripherals of the MCS-80 but an additional 8212 is necessary to control the entire address bus. A special control signal BUSEN is connected directly to the 8228 so that the data bus and control bus will be released at the proper time.



System Application of 8257.



When Port C is being used as status/control for Port A or B, these bits can be set or reset by using the Bit Set/Reset operation just as if they were data output ports.

Interrupt Control Functions

When the 8255 is programmed to operate in Mode 1 or Mode 2, control signals are provided that can be used as interrupt request inputs to the CPU. The interrupt request signals, generated from Port C, can be inhibited or enabled by setting or resetting the associated INTE flip-flop, using the Bit set/reset function of Port C.

This function allows the Programmer to disallow or allow a specific I/O device to interrupt the CPU without effecting any other device in the interrupt structure.

INTE flip-flop definition:

(BIT-SET) — INTE is SET — Interrupt enable (BIT-RESET) — INTE is RESET — Interrupt disable

Bit Set/Reset Form at

Note: All Mask flip-flops are automatically reset during mode selection and device Reset.


Operating Mode:

Mode 0 (Basic Ir put/Output)

This functional configuration provides simple Input and Output operations for each of the three ports. No "handshaking" is required, data is simply written to or read from a specified port.

Mode 0 Basic Functional Definitions:

- Two 8-bit ports and two 4-bit ports.
- Any port can be input or output,
- Outputs are latched.
- Inputs are not latched.
- 16 different Input/Output configurations are possible in this Mode.




Mode 0 Timing

8259 PRELIMINARY FUNCTIONAL DESCRIPTION


In microcomputer systems, the rate at which a peripheral device or devices can be serviced determines the total amount of system tasks that can be assigned to the control of the microprocessor. The higher the throughput the more jobs the microcomputer can do and the more cost effective it becomes. Interrupts have long been accepted as a key to improving system throughput by servicing a peripheral device only when the device has requested it to do so. Efficient managing of the interrupt requests to the CPU will have a significant effect on the overall cost effectiveness of the microcomputer system.

The 8259 Programmable Interrupt Controller is a single-chip device that can manage eight levels of requests and has built-in features for expandability to other 8259s (up to 64 levels). It is programmed by the systems software as an I/O peripheral. A selection of priority algorithms is available to the programmer so that the manner in which the requests are processed by the 8259 can be configured to match his system requirements. The priority assignments and algorithms can be changed or reconfigured dynamically at any time during the main program. This means that the complete interrupt structure can be defined as required, based on the total system environment.


The system interface is the same as other peripheral devices in the MCS-80. A special input is provided (\overline{SP}) to program the 8259 as a slave or master device when expanding to more than eight levels. Basically the master accepts INT inputs from the slaves and issues a composite request to the 8080A; when it receives the INTA from the 8228 it puts the first byte on the CALL on the bus. On subsequent INTAs the interrupting slave puts out the address of the vector.




8259 System Interface.



Cascading the 8259 22 Level Controller (Expandable to 64 levels).





Input Control Signal Definition

STB (Strobe Input

A "low" on this in out loads data into the input latch.

IBF (Input Buff r Full F/F)

A "high" on this output indicates that the data has been loaded into the input latch; in essence, an acknowledgement. IBF is set by the falling edge of the STB input and is reset by the rising edge of the RD input.

INTR (Interrupt Request)


A "high" on this cutput can be used to interrupt the CPU when an input de ice is requesting service. INTR is set by the rising edge of \overline{STB} if IBF is a "one" and INTE is a "one". It is reset by the fallows an input de rice to request service from the CPU by simply strobing its data into the port.

INTE A


Controlled by bit set/reset of PC4.

INTEB

Controlled by bit set/reset of PC2.



Mode 1 Input



Basic Timing Input



SALES AND MARKETING OFFICES

 AMD	CANADIAN	CALEC	OFFICER

U.S. AND CANADIAN 8
ALABAMA
Barmhill and Associates
7444 Horsathor 7 trail
7444 Horsathor 7 trail
7457 Horsathor 7

TWX: 910-339-9279
Mac-I
P.O. Box 1420
P.O. Box 1420
Tel: (408) 257-9880
Earle Associates, Inc. 4433 Convoy Street
Suita A
San Diego 92111
Tel: (714) 278-5441
TWX: 910-335-1585
Intel Conv. Intel Corp.* 1651 East 4th Street Suite 228 Santa Ana 92701 Tel: (714) 835-9642 TWX: 910-595-1114

COLORADO Intel Corp. 12075 East 45th Avenue Suite 310 Denver 80239 Tel: (303) 373-4920 TWX: 910-932-0322

FLORIDA Intel Corp. 1990 NE 27th Terrace Pompano Beach 33062 Tel: (305) 781-7450 TWX: 510-958-9407

TWA: 101-098-0940/
EURIOPEAN MARKETING OFFICES
BELGIUM
Intel International*
Flag of Moulin & Papier
Fl

OFFICES
FLORIDA (cont.)
Intel Corp.
5151 Adanson Street, Suite 200-3
Orlando 32804
Tel: (305) 5282-3933
TWX: 810-853-9219

IOWA
Technical Representatives, Inc.
1703 Hillside Drive
Cedar Repide
Technical Representatives, Inc.
1703 Hillside Drive
Cedar Repide
Technical Representatives, Inc.
801 Clairborne
1801 Clairborne
1801 Clairborne
1801 Clairborne
1801 Fig. 1810-748-8412

TWX: 910-749-8412

MARYLAND
Barnhill and Associates
57 West Timonium Road
Timonium 21093
Tel: (301) 252-7742
Intel Corp.:
57 West Timonium Road
Suite 307
Timonium 21093
Tel: (301) 252-7742
TWX: 710-232-1807

MASSACHUSETS Datcom 55 Moody Street Waltham 02154 Tel: (617) 891-4600 7ELEX: 92-3462 Intel Corp.*
187 Billerica Road, Suite 14A
Chelmsford 01824
Tel: (617) 861-1136
TWX: 710-343-6333

MICHIGAN Intel Corp. 725 South Adams Road Suite 288 Birmingham 48011 Tel: (313) 642-7018 TWX: 910-420-1212 TELEX: 2 31143

MINNESOTA Intel Corp. 675 Southgate Office Plaza 5001 West 80th Street Bloomington 55437 Tel: (612) 835-6722 TWX: 910-576-2867

MISSOURI
Technical Representatives, Inc Trade Center Bidg. 300 Brookes Drive, Suite 108 Hazelwood 63042 Tel: (314) 731-5200 TWX: 910-762-0618 NEW JERSEY Intel Corp. 2 Kilmer Road Edison 08617 Tel: (201) 985-9100 TWX: 710-490-6238

TWX; 710-480-8238
NEW YORK
Intel COrp.
S001-Jericho Turnpike
Syosset 11781
Syosset 11781
Tei; [518] 984-9860
TWX; 510-221-2188
Intel Corp.
S10-221-2188
Intel Corp.
S10-221-2188
Intel Corp.
S10-233-3841
TWX; 510-233-3841
TWX; 510-233-3841
TWX; 710-541-0354

NEW YORK (cont.)
T-Squared 640 Craig fr
640 Craig fr
640 Craig fr
640 Craig fr
640 Craig fr
640 Craig fr
640 Craig fr
640 Craig fr
640 Craig fr
640 Craig fr
640 Craig fr
640 Craig fr
640 Craig fr
640 Craig fr
640 Craig fr
640 Craig fr
640 Craig fr
640 Craig fr
640 Craig fr
640 Craig fr
640 Craig fr
640 Craig fr
640 Craig fr
640 Craig fr
640 Craig fr
640 Craig fr
640 Craig fr
640 Craig fr
640 Craig fr
640 Craig fr
640 Craig fr
640 Craig fr
640 Craig fr
640 Craig fr
640 Craig fr
640 Craig fr
640 Craig fr
640 Craig fr
640 Craig fr
640 Craig fr
640 Craig fr
640 Craig fr
640 Craig fr
640 Craig fr
640 Craig fr
640 Craig fr
640 Craig fr
640 Craig fr
640 Craig fr
640 Craig fr
640 Craig fr
640 Craig f
Tei: (§19) 876-5617
OHIO
Intel Corp.
8312 North Main Street
Dayton 45415
Tei: (513) 890-5350
TELEX: 288-0-04
Intel Corp.
27801 Euclid Ave.
Suite 450
Euclid 44132
Tei: (216) 289-0101
PENNSYL VAINA

PENNSYLVAMIA
Vantage Sales Company
21 Bala Avenue
Bala Cynwyd 19004
Fal: (215) 567-0990
TWX: 510-682-5846
Intel Corp.:
1777 Walton Rd.
Sulte 328A
Blue Bell 19422
Tel: (215) 542-9444
TWX: 510-681-0709

ENGLAND
Intel Corporation (U.K.) Ltd.*
Broadfield House
4 Between Towns Read
Corporation (U.K.) Ltd.*
Foliation (U.K.) Ltd.*
Foliation (U.K.) Ltd.
48-50 Beam Street
Intel Corporation (U.K.) Ltd.
48-50 Beam Street
Nantwich, Cheschine CWS SLJ
Tel. (2070) 82 95 90
Tel.E.K.* 39826

TEXAS Evans & McDowell Associates 1377 N. Central Expressway Suite 405 Dallas 75231 Tel: (214) 238-7157 TWX: 910-887-4763 TWX: 910-887-4763 Evans & McDowell Associates 6810 Harwin Avenue, Suite 125 Housten 7736-2800 Intel Corp.* 6350 LIS.J. Freeway Suite 178 Onlies 17520 Tel: (214) 561-8829 TWX: 910-680-5487

VIRGINIA Barnhill and Associates P.O. Box 1104 Lynchburg 24505 Tel: (804) 846-4824

WASHINGTON E.S./Chase Co. P.O. Bpx 80903 Seattle 98108 Tel: (208) 762-4824 Twx: 910-444-2298

GERMANY
INGI Semconductor GmbH*
Wall Semconductor GmbH*
Wall Semconductor GmbH
US Munich 71
Fel: (089) 78 88 23
TELEX, 5-212870
Intel Semconductor GmbH
0-6272 Niedernhausen
Tel: (08127) 2314
TELEX; 04166183
Intel Semconductor GmbH
0-7000 Stuttgert 60
Ernsthädenstrase 17
Fel: (0711) 7351506
TELEX, 72553446

ORIENT MARKETING OFFICES

ORIENT MARKETING OFFICE JAPAN Intel Japan Corporation* Flower Hill-Shinmachi East Bidg. 1-23-9, Shinmachi, Setagaya-ku Tokyo 154 Tel: (03) 429-9251 TELEX: 781-28428

TELEX: 4519-44269

METERNATIONAL DISTRIBUTORS

AUSTRALIA

AUSTRALIA

FINAND

AUSTRALIA

FINAND

BELGIUM Inelco Belgium S.A. Avenue Val Duchesse, 3 B-1160 Brussels Tel: (02) 660 00 12 TELEX: 25441

DENMARK Scandinavian Semiconduc Supply A/S Nannasgade 18 DK-2200 Copenhagen N Tol: (01) 93 50 90 TELEX: 19037

HONG KONG Q1 (Fer East) Ltd. Tak Yan Commercial Bldg. 8th floor 30-32 D'Aguilar Street, Central Hong Kong Tel: 5-280311 TELEX: 83138 JADE HX

CEINANY
CERNANY
Alfred Neye Enatechnik GmbH
Schillersfrass 14
D-2085 Quickborn-Hamburg
D-2085 Quickborn-Hamburg
TELEX 20-3080
Electronic 2000 Vertriebes GmbH
Augumarkeiter Strasse 75
Tel. (208) 424081
D-217 Kamburg
Tel. (208) 424081
D-217 Kamburg
Tel. (20841) 6009
Tel. (208) 424081
D-217 Kamburg
Tel. (20841) 6009
Tel. (20841) 6009
Tel. (20841) 6009

TAIWAN
Taiwan Automation Co.*
8th Floor, 140, Section 1
Chung Hsiao E. Road
Taipel
Tel: 393-1115
TELEX: 11942 TAIAUTO

SCANDINAVIA
Intel Scandinavia A/S*
Intel Scan

HONG KONG ASTEC International Keystone House, 2nd Floor Hankow Road, Kowloon Tel: 3-687760 TELEX: 74899 ASCOM

TELEX: 74899 ASCOM ISRAEL Telsys Ltd. 54. Jabotinsky Road It-Ramat - Gan 52 464 Tel: (0) 73 98 96 5 Tel.EX: 2299 95 5 Eastronies Ltd. 17. O. Box 38300 Tel-Avis Tel: 475151 TELEX: 33638

TELEX: 33638

TALY
Eledra 3S S.P.A.
Visite Elvezia, 18
2016

Visite Elvezia, 18
2017

Visite Elvezia, 18
2017

Visite Elvezia, 18
2018

Visite Control (1)
2018

Visite Con

TAIWAN (cont.) Asionics-Taiwan, Inc. 205 Pa-Teh Road, Section 4 Taipei Tel: 75 55 82 TELEX: 22158 Asionics

JAPAN
Pan Electron
No. 1 Higashikata-Machi
Midori-Ku, Yokohama 226
Tal. (045) 47-8811
TELEX. 781-4773
METHERLANDS
Insico Nederland
Joan Migyskenweg 22
Ni.-1006 Amaterdam
Tel: (020) 934524
TELEX. 14622
NORWAY

NORWAY Nordisk Elektronik (Norge) A/S Mustada Vei 1 N-Oslo 2 Tel: (02) 55 38 93 TELEX: 18963 SOUTH AFRICA Electronic Building Elements P.O. Box 4609 Pretoria Tel: 78 92 21 TELEX: 30181

SPAIN Interface Ronda General Mitre #7 E-Barcelona 17 Tel: (93) 203-53-30 TELEX: 52838


SWEDEN Nordisk Electronik AB Fack 5-10380 Stockholm 7 Tel: (08) 248340 TELEX: 10547


TELEX: 10547

SWITZERLAND
Industrade AG
Gemsehstrasse 2
Postcheck 80 - 21190
CH-8021 Zurich
Tel: (01) 50 22 30
TELEX: 56788 TELEX; 56788
UNITED KINGDOM
Rapid Recall, Ltd.
11-15 Betterton Street
Drury Lane
London WC2H 9BS
Tel: (01) 379-8741
TELEX; 28752 TELEX, 28752
G.E.C. Semiconductors Ltd.
East Lane
East Lane
Middley
Tel: (1) 904-9303
Tel: (0) 904-9303
TELEX, 1924/29
Jermyn Industries
Bestry/ Sevenosaks Road
Sevenosaks, Kent,
TELEX 19474
* Field Application Location

Combinations of Mode 1

Port A and Port 3 can be individually defined as input or output in Mode 1 to support a wide variety of strobed I/O applications.





Operating Modes

Mode 2 (Strobed Bi-Directional Bus I/O)

This functional configuration provides a means for communicating with a peripheral device or structure on a single 8-bit bus for both ransmitting and receiving data (bi-direc-tional bus I/O). "Ha dshaking" signals are provided to main-tain proper bus flow discipline in a similar manner to Mode 1. Interrupt generation and enable/disable functions are also available.

- Mode 2 Basic Functional Definitions:

 Used in Group A only.

 One 8-bit, bi-directional bus Port (Port A) and a 5-bit control Port (Port C).
- Both inputs and outputs are latched.
- The 5-bit cor trol port (Port C) is used for control and status for the 8-bit, bi-directional bus port (Port

Bi-Directional Bu: I/O Control Signal Definition INTR (Interrupt Request)

A high on this output can be used to interrupt the CPU for both input or output operations.

Output Operations

OBF (Output Buffer Full)

The $\overline{\mbox{OBF}}$ output will go "low" to indicate that the CPU has written data out to Port A.

ACK (Acknowledge)

A "low" on this input enables the tri-state output buffer of Port A to send out the data. Otherwise, the output buffer will be in the high-impedance state.

INTE 1 (The INTE Flip-Flop associated with OBF)

Controlled by bit set/reset of PC6.

Input Operations

STB (Strobe Input)

A "low" on this input loads data into the input latch.


IBF (Input Buffer Full F/F)

A "high" on this output indicates that data has been loaded into the input latch.

INTE 2 (The INTE Flip-Flop associated with IBF)

Controlled by bit set/reset of PC4.

	i i I		
	r :		
	! 		
	!		
	:		
	İ		
		A Albania	
· ·			
i : :			



INSTRUCTION SET

Summary of Processor Instructions

Mnemonic	Description	D ₇	D ₆		ructi D ₄				D ₀	Clack (2) Cycles	Mnemonic	Description	07	06	Inst O ₅	D ₄		D ₂		Do	Clock
MOV,1.72	Move register to register	0	1	D	Đ	D	s	s	s	5	RZ	Return on zero	1	i	0	0	1	0	0	0	5/11
MOV M, r	Move register to memory	0	1	1	1	0	S	S	S	7	RNZ	Return on no zero	1	1	0	0	0	0	e	0	5/11
MOV r, M	Move memory to register	0	1	D	D	D	1	1	0	7	RP	Return on positive	1	1	1	1	0	0	0	0	5/11
HLT	Halt	0	1	1	-1	0	1	1	0	7	RM.	Return on minus	1	1	1	1	1	0	0	0	5/11
MVIr	Move immediate register	0	0	0	D	D	1	1	0	7	RPE	Return on parity even	1	1	1	0	1	0	0	0	5/11
MVIM	Move immediate memory	0	0	1	1	0	1	1	0	10	RPO	Return on parity odd	1	1	1	0	0	0	0	0	5/11
NRr	Increment register	0	0	D	Ð	D	1	0	0	5	RST	Restart	1	1	Α	Α	Α	1	1	1	11
DCR r	Decrement register	0	0	D	D	D	1	0	1	5	IN	Input	1	1	0	1	1	0	1	1	10
INR M	Increment memory	0	0	1	1	0	1	0	0	10	GUT	Output	1	1	0	1	0	0	1	1	10
DCR M	Decrement memory	0	0	1	1	0	1	0	1	10	LXI B	Load immediate register	0	ė	0	0	0	0	0	1	10
ADD r	Add register to A	1	0	0	0	0	S	S	S	4		Pair 8 & C									
ADC r	Add register to A with carry	1	0	0	0	1	S	S	S	4	LXID	Load immediate register	0	ė	0	1	0	0	0	1	10
SUB r	Subtract register from A	- 1	0	ō	i	0	S	s	s	4		Pair D & E									
SBB r	Subtract register from A with borrow	1	0	Ō	1	1	s	S	s	4	LXI H	Load immediate register Pair H & L	0	0	1	0	0	0	0	1	10
ANA r	And register with A	1	0	1	0	0	S	S	S	4	LXI SP	Load immediate stack pointer	0 -	Ò	1	1	0	0	0	1	10
XRA	Exclusive Or register with A	í	ō	i	ō	ī	s	s	s	4	PUSH B	Push register Pair B & C on	i	ì.	0	0	0	1	0	- 1	11
ORA r	Or register with A	i	Ö	i	1	0	s	s	Š	4		stack									
CMP r	Compare register with A	i	o	i	i	1	Š	Š	s	4	PUSH D	Push register Pair D & E on	1		D	1	0	1	0	1	11
ADD M	Add memory to A	i	n	ò	ò	ò	1	1	ő	i		stack		1	٠		-		-		
ADC M	Add memory to A with carry	i	Ď	0	0	i	i	i	ñ	7	PUSH H	Push register Pair H & L on	1	١.	1	0	0	1	0	1	- 11
SUB M	Subtract memory from A	i	ō	0	1	0	i	i	n	7	, van n	stack		1		,		•			
SBB M	Subtract memory from A with borrow	i	Ö	ō	i	1	1	1	Ö	7	PUSH PSW	Push A and Flags on stack	1	١	1	1	0	1	0	1	11
ANA M XRA M	And memory with A Exclusive Or memory with A	1	0	1	0	0	1	1	0	7	POP B	Pop register pair B & C off	1	1	0	0	0	0	0	1	10
DRAM	Or memory with A	,	0	1	1	0	1	1	0	7	POP D	stack Pop register pair D & E off	,		0	1	0	0	0	1	10
		1		1	i	1	i	1	0	,	PUPU		,	1	U	,	U	U	۰	,	10
CMP M	Compare memory with A		0	D	'n	Ď	;	i	0	,	POP H	stack Pop register pair H & L off	,			0	0	٥	0	1	10
ADI	Add immediate to A Add immediate to A with	1	1	0	0	1	:	1	0	,	FUF II	stack		1		U	·	u	٠		10
ACI	carry	1	1	n	1	0	1	,	0	,	POP PSW	Pop A and Flags off stack	1)	1	1	0	0	0	1	10
SUI	Subtract immediate from A	,	1		i	1	1	i	0	'n	STA	Store A direct	0	b	1	1	0	0	1	n	13
SBI	Subtract immediate from A	,	1	0	- 1	- 1	- 1	,	U	,			0	6	1	i	1	0	i	0	13
	with borrow				_					7	LDA	Load A direct			1	ò	i	0	i	1	4
ANI Xri	And immediate with A Exclusive Or immediate with	1	1	1	0	1	1	1	0	7	XCHG XTHL	Exchange D & E, H & L Registers	1	l		0	0	0	1	1	18
	Α				1				Ω	7		Exchange top of stack, H & L		ľ.	1	1	1	0	,	;	5
ORI	Or immediate with A	1	1	1		0	- !		n n	'n	SPHL	H & L to stack pointer	1	ŧ.	- 1	0	1	0	0	i	5
CPI	Compare immediate with A	1	1	1	1	1	1	1	•	4	PCHL	H & L to program counter	1	1					0		
RLC	Rotate A left	0	0	0	0	0	1	1	1		DADB	Add B & C to H & L	0	D	0	0	1	0		1	10
RRC	Rotate A right	0	0	0	0	1	- 1	1	1	4	DADD	Add D & E to H & L	Ú	þ	0	1	1	0	0	1	10
RAL	Rotate A left through carry	0	0	0	1	0	1	1	1	4	DADH	Add H & L to H & L	0	0	1	0	1	0	0	1	10
RAR	Rotate A right through	0	0	0	1	1	1	1	1	4	DAD SP	Add stack pointer to H & L	0 .	D	1	1	1	0	0	1	10
	carry										STAX B	Store A indirect	0	þ	0	0	0	0	1	0	7
JMP	Jump unconditional	1	1	G	0	0	0	1	-1	10	STAX D	Store A indirect	0	D	0	1	0	0	1	0	7
JC	Jump on carry	1	1	0	- 1	1	0	1	0	10	LDAX 8	Load A indirect	0	D	0	0	1	0	- 1	0	7
JNC	Jump on no carry	1	1	0	1	0	0	1	0	10	LDAX D	Load A indirect	0	D	0	1	1	0	- 1	0	7
JZ	Jump on zero	1	1	0	0	- 1	0	1	0	10	IN X B	Increment B & C registers	0	D	0	0	0	0	1	1	5
JNZ	Jump on no zero	1	1	0	0	0	0	1	. 0	10	INX D	Increment D & E registers	0	D	0	1	0	0	1	1	5
JP	Jump on positive	1	1	1	1	0	0	1	0	10	INX H	Increment H & L registers	0	b	1	0	0	0	1	-1	5
JM	Jump on minus	1	1	1	1	1	0	1	0	10	INX SP	Increment stack pointer	ō	õ	1	ī	0	0	- 1	1	5
JPE	Jump on parity even	- 1	i	i	Ö	1	ō	1	0	10	DCX B	Decrement 8 & C	ŏ	õ	ò	Ó	i	ō	1	i	5
JPO	Jump on parity odd	i	i	i	ő	0	ő	- 1	ō	10	DCXD	Decrement D & E	ō	õ	ō	1	i	0	i	i	5
CALL	Call unconditional	í	í	ò	ŏ	ĭ	1	0	1	17	DCXH	Decrement H & L	ŏ	õ	ĭ	ò	i	Ö	1	i	5
CC	Call on carry	i	i	ŏ	1	í	1	0	ò	11/17	DCX SP	Decrement stack pointer	ő	ö	i	ĭ	i	. n	i	i	5
CNC	Call on carry	i	i	0	i	ò	i	0	ō	11/17	CMA .	Complement A	ō	õ	i	'n	i	1	i	i	4
CZ	Call on zero	- 1	i	0	'n	1	í	0	Ö	11/17	STC	Set carry	ů	6	i	ĭ	ó	÷	i	i	4
	Call on zero	,	,	0	0	ó	i	0	0	11/17	CMC	Complement carry	0	'n	i	i	1	i	1	i	4
CNZ			- 1	1	·	0	,	n	0	11/17	DAA	Decimal adjust A	0	Ö	1	á	ò	- 1	i	i	ì
CP	Call on positive	!	1	1		1	1	0	0	11/17			0	Ü		0	0	'n	,	ò	16
CM	Call on minus	- !	1		1	1		0	0		SHLD	Store H & L direct	0	Ü	- ;	0	1	n	,	0	16
CPE	Call on parity even	1	1	1			1			11/17	THED	Load H & L direct						0	1		4
CPO	Call on parity odd	1	1	1	0	0	1	0	0	11/17	El	Enable Interrupts	!	1	!	!	1			1	
RET	Return	1	1	0	0	- 1	0	0	1	10	DI	Disable interrupt	1	1	1	1	0	0	1	1	4
RC	Return on carry	1	1	0	- 1	1	0	0	0	5/11	NOP	No-operation	0	0	0	0	0	0	0	0	4
RNC	Return on no carry	1	1	0	1	0	0	0	0	5/11											


NOTES: 1. DDD or SSS - 000 B - 001 C - 010 D - 011 E - 100 H - 101 L - 110 Memory - 111 A.

2. Two possible cycle times, (5/11) indicate instruction cycles dependent on condition flags.


APPLICATIONS OF THE 8255

The 8255 is a v Pry powerful tool for interfacing peripheral equipment to the 8080 microcomputer system. It represents the optimum us a of available pins and is flexible enough to interface almost any 1/O device without the need for additional external logic.

Each peripheral device in a Microcomputer system usually has a "service rc utine" associated with it. The routine manages the softwar interface between the device and the CPU. The functional definition of the 8255 is programmed by the I/O service rout ne and becomes an extension of the systems software. Ey examining the I/O devices interface characteristics for bcth data transfer and timing, and matching this information to the examples and tables in the Detailed Operational Description, a control word can easily be developed to initicilize the 8255 to exactly "fit" the application. Here are a few examples of typical applications of the 8255.





Printer Interface



Keyboard and Terminal Address Interface

MODE 0 (INPUT)





Distributed Intelliquence Multi-Processor Interface